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GaN and its related group III nitride serve as the base materials for many important 
applications, such as light emitting diodes (LEDs), laser diodes (LDs) and high electron 
mobility transistors (HEMTs). Silicon, as a standard material for traditional Si-based very-
large-scale integration (VSLI), is becoming a preferred substrate for GaN heteroepitaxy. 
There are two major advantages of GaN-on-Si platform. The first advantage is the 
possibility for the GaN devices to be compatible with the automated processing equipment 
developed for the Si VSLI to reduce the cost in device fabrication. The second advantage 
is the potentials of integrating GaN-based electronic and photonics with Si-based 
electronics via wafer bonding technology. In this thesis, a foundry compatible GaN-on-Si 
platform is developed on 200 mm diameter 725 µm thick Si wafer to explore the full 
advantages of GaN-on-Si. 
GaN-on-Si always starts with AlN layer on Silicon to avoid the melt-back etching between 
GaN and Si. The initial focus of this thesis is to establish the interfacial structure of AlN 
and Si substrate. We showed for the first time that in situ Si substrate growth with H2 and 
Si2H6 before the AlN growth created vicinal Si atomic planes with regularly aligned bilayer 
steps according the miscut of the substrate. We confirm with HRTEM analysis of the 
AlN/Si interface which suggests the first layer of Al-N tetrahedron would stack at the 
sphalerite position of the substrate and the subsequence layer would repeat the stacking 
sequence of the topmost layer of Si and bottommost layer of the AlN, i.e. ABC:ACAC in 
the interface of MOCVD grown AlN/Si. From these observations, a model is proposed to 
address the origin of the crystallographic tilt between the GaN epilayer and the Si substrate 
viii 
 
which previous models do not take into account of the substrate step stacking fault behavior. 
This new model is able to account for the crystallographic tilt in GaN heteroepitaxy. 
Conventionally, 200 mm diameter GaN-on-Si platform employs 1 to 1.5 mm thick 
substrates to reduce the curvature change of the wafer before and after growth. However, 
the standard substrate thickness for the automated tools in a Si foundry is 725 µm. Thus 
for Si foundry compatibility, we achieved control of wafer curvature in GaN on standard 
200 mm diameter 725 µm thick Si wafers for the first time. Several strain engineering 
methods have been introduced and verified on the 200 mm diameter 725 µm thick Si 
substrates. The strain engineering methods introduced includes a shaped susceptor that 
decouples the change in thermal conduction from wafer curvature change, thickness 
variation in Al0.2Ga0.8N layer to control the amount of compressive strain in the GaN-on-
Si and the variation of the SiNx coverage through in situ masking to fine-tune the final bow 
of the GaN-on-Si wafers. 
A new dislocation reduction method based on our understanding that a smooth AlN buffer 
layer would lead to the reduction of dislocation density through dislocation bending. By 
adopting migration enhanced epitaxy (MEE), we reduced the dislocation density by 
approximately 30%. Dislocation reduction with MEE-AlN is compatible for GaN-on-725 
m thick Si as it does not require additional increase in total layer thickness.  
Finally, monolithically integrated LED/HEMT devices are realized for the first time on Si 
substrate, with selective LED growth on HEMT. It is demonstrated that GaN-based 
HEMTs can actively drive and control GaN-based LED with different gate voltages on the 
same piece of Si substrate. GaN-based µLED on Si to serve as a light source in photonic 
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1 INTRODUCTION AND MOTIVATION 
1.1 Brief history of III-Nitrides
In 1969, heteroepitaxy of GaN on sapphire was achieved by Maruska and Tietjen using 
hydride vapor-phase epitaxy (HVPE) method [1]. The background n-type doping in these 
samples were 1019 cm-3 due to their poor crystal quality, making it impossible for p-type 
doing. In 1986, Akasaki and Amano et al. first demonstrated high-quality and low 
unintentional electron background concentration GaN films on sapphire substrate with 
novel low-temperature grown AlN buffer layer with metalorganic chemical vapor 
deposition (MOCVD) [2]. Subsequently, Nakamura et al. employed a low-temperature 
GaN buffer on sapphire to obtain high-quality GaN film [3]. The lack of p-type doping 
hindered the application of GaN in p-n junction LEDs, as a result, only inefficient metal 
insulator semiconductor (MIS) light emitting structure was the choice in the 70s and 80s. 
The first p-n junction GaN LED was demonstrated by Amano et al. using the low energy 
electron beam irradiation (LEEBI) [4], but the whole p-doping mystery was not fully 
solved until Nakamura et al. obtained p-GaN with post-growth thermal annealing under 
ammonia-free ambient gas in 1992 [5]. The p-doping problem was attributed to the 
hydrogen compensation of Mg acceptors and annealing in a hydrogen free environment 
activate the Mg acceptors from Mg-H complex [6]. Later, Nakamura et al. used high-
quality InGaN layers on GaN to make blue double heterostructure and multi-quantum-
wells (MQWs) LEDs for the first time [7]. The 2014 Nobel Prize was shared by Nakamura, 
Amano and Akasaki for their research effort in efficient blue light-emitting diodes, which 
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has enabled various applications in solid state lighting. GaN is considered as one of the 
most important semiconductor materials after Si. 
 
1.2 Motivation for GaN-on-Silicon platform 
1.2.1 Substrates for GaN growth 
As native GaN substrates grown from HVPE, high nitrogen pressure solution (HNPS) and 
ammonothermal methods are limited in size (< 50 mm) and of high cost [8]. GaN-based 
LEDs and HEMTs are mainly heteroepitixally grown on foreign substrates such as sapphire, 
silicon and silicon carbide. Most commercial GaN LEDs are grown on sapphire substrates 
except for Cree which employs 6H-SiC substrates. Some of the important material 
constants of GaN, AlN, the most commonly used buffer layer material, and the commonly 
used substrates are listed in Table 1.1. Large lattice mismatch and stacking sequence 
mismatch between the foreign substrates and GaN results in a high density of threading 
dislocations (TDs). Thus the crystal quality and device performance are determined to a 
large extent by the choice of substrate. A typical threading dislocation density (TDD) of 
heteroepitaxial GaN on sapphire, 6H-SiC and Si substrates ranges from 108 to 1010 cm-3.  
The growth of GaN on silicon substrates by MOCVD has attracted intense interest in the 
last decade [9]. Firstly, Si substrates are available in large sizes (up to 450mm diameter) at 
low-cost and high-quality. Sapphire and 6H-SiC are limited to 150 mm substrates at the 
moment. The more significant advantage of using Si as substrates is the inherent 
compatibility with standard Si processing equipment. By employing the existing fully 
automatic 200 mm Si production lines, GaN-on-Si technology could significantly reduce 
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the fabrication cost of GaN-based LEDs and HEMTs. What is more important is there is a 
potential of integration GaN-based electronic and optoelectronic devices with traditional 
Si-based very-large-scale integration (VSLI). 
Table 1.1 Important material constants of GaN, AlN and the substrates sapphire, 6h-SiC 
and Si, together with the lattice mismatch and the thermal expansion mismatch between 
GaN, AlN and the substrates [10]. 
Material GaN AlN Sapphire 6H-SiC Si 
Lattice constant 
(Å) 
a0 = 3.189 a0 = 3.112 a0 = 4.759 a0= 3.081 a0 = 
3.84 c0 = 5.185 c0 = 4.982 c0 = 12.991 c0 = 15.117 
Crystal 
structure 





- -2.5% -16% -3.5% +17% 
to 
AlN 





a 5.59 5.27 7.3 4.46 2.6 














4.1 5.9 0.41 4.9 1.3 
Melting point TM 
(K) 
2791 3487 2303 3102 1690 
 
1.2.2 Cost reduction using large wafers 
In order to reduce the cost of GaN-based devices, the size of substrates which GaN-based 
devices are grown upon have been increased from 50 mm, 100 mm, 150 mm and even 200 
mm. Similar to the Si industry, throughput increases super-linearly with the increase in 
sizes of the substrates because the area of the edge exclusion region is diminished. There 
is a 44% increase in throughput by switching 42 × 50 mm (2”) wafers to 6 × 150 mm (6”) 
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wafers in a commercial AIXTRON 2800G4 HT reactor [10]. As sapphire and 6H-SiC 
substrates are limited in size due the difficulty of producing large-area high-quality wafers; 
silicon is, therefore, a promising alternative substrate. Moreover, potentially a large 
reduction in cost is anticipated for the processing of devices on large wafers as the 
processing cost per wafer increases sub-linearly. This is particularly true for GaN-on-Si 
platform when GaN devices are compatible with the automated processing equipment 
developed for the Si VSLI.  
 
1.2.3 GaN-on-Si Si VSLI integration 
One of the most important potentials for growing GaN on large diameter Si is the 
possibility of integrating GaN-based electronic and optoelectronic with Si-based 
electronics. As the scaling of critical dimensions in Si-based complementary metal–oxide–
semiconductor (CMOS) is reaching the physical limit, traditional CMOS platform could 
benefit from the higher mobility and direct bandgap of GaN material system. GaN-based 
HEMTs offer higher operation frequency and power density comparing to Si-based CMOS. 
GaN-based optical devices can serve as light sources, optical amplifiers and detectors in 
the Si chips. However, the mismatch in substrate orientation is the hurdle for integrating 
CMOS and GaN. While wurtzite GaN can be best grown on Si (111), the Si orientation in 
CMOS foundry is Si (001). Although there are much effort of growing single crystal GaN 
on CMOS compatible Si (001) substrates, the material is still far from device quality [11].  
A more realizable approach of monolithic integrating GaN with Si CMOS is to use wafer 
transfer technology as illustrated in Figure 1.1. Firstly, a 200 mm Si (100) handle wafer is 
bonded to a Si CMOS layer on a standard silicon-on-insulator (SOI) substrate via a SiO2 - 
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SiO2 hydrophilic bonding. The original Si substrate in the SOI wafer is removed via 
mechanical grinding and chemical etching. CMOS layer with handle wafer is then bonded 
to a GaN-based device layer which was grown on 200 mm diameter 725 µm thick Si (111) 
substrate. After Si handle wafer is removed, windows are opened in the Si CMOS layer to 
expose GaN layer for GaN-based device fabrication. A 200 mm Si CMOS monolithic 
integrated with GaN-on-Si is shown in Figure 1.2 and the cross-sectional transmission 
electron microscopic (TEM) image of the integrated wafer is shown in Figure 1.3. Finally, 
CMOS multi-layer metallization process is applied to link Si CMOS and GaN devices to 
form novel circuits. 
In order to achieve the complete integration of Si-CMOS and GaN-based devices, this 
thesis emphasizes on the growth of 200 mm diameter GaN-on-Si in the first part. 
Integration of optoelectronics (LEDs) and electronics (HEMTs) are attempted on Si 
substrate within the GaN-based material system to pave the road for the ultimate Si-CMOS. 
Finally, GaN-based μLED and μPD are fabricated and characterized for the proposed 





Figure 1.1 Schematic illustration of processing steps in monolithic Si and GaN via double 





Figure 1.2 Optical image of 200 mm diameter Si CMOS/GaN integrated wafer. 
 
 
Figure 1.3 Cross-sectional TEM of Si-CMOS/GaN integrated wafer. 
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1.3 Problems with developing foundry compatible GaN-on-Si platform 
However, due to the intrinsic differences between the two materials, the growth of GaN on 
Si is not straight forward. There are many problems associated from growing GaN on Si 
substrates. The main problems are discussed in detail in this section. 
 
1.3.1 Melt-back etching 
In GaN on sapphire, Nakamura et al. employed a low-temperature GaN buffer to obtain 
high-quality GaN film [3]. However, in GaN-on-Si direct growth of GaN on Si lead to the 
formation of deep voids in the substrate due to the eutectic reaction between Ga and Si at 
the typical GaN growth temperature (1000 °C). This problem in GaN-on-Si is often 
referred as ‘melt-back etching’. The direct contact between Ga precursor and Si substrate 
surface has to be avoid in all stages of the growth to prevent melt back etching [10]. 
 
1.3.2 Lattice mismatch 
The large lattice mismatch (+17%, as described in Table 1.1) leads to a large density of 
dislocations in the GaN films on Si [12]. Dislocations could act as non-radiative 
recombination centers to reduce the internal quantum efficiency in LEDs [13] and they 
could also act as diffusion paths for the impurities in HEMTs to cause device failure [14]. 
Beside the large lattice mismatch, GaN and Si are also of different crystal structure. Si has 
a cubic diamond lattice structure whereas GaN has a hexagonal wurtzite crystal structure.  
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1.3.3 Thermal mismatch 
The large thermal mismatch (-115%, as described in Table 1.1) is a major problem 
associated with GaN-on-Si. At the standard growth temperature of GaN (1000 °C), GaN 
film is in a relaxed state. Since the thermal expansion coefficient of Si substrate (2.6 × 10-
6 K-1) is smaller than that of GaN (5.59 × 10-6 K-1), GaN shrinks more than Si during cooling. 
The resulting tensile thermal strain will cause extensive cracking of GaN film. Wafer 
cracking greatly affects device performance, reliability and throughput [15]. 
 
1.3.4 Wafer bow 
A problem directly associated with thermal mismatch between GaN and Si is the wafer 
bow caused by the residual tensile strain after cooling. The curvature of GaN-on-Si wafer 
can be obtained according the Stoney’s equation: 
 
2









where is the curvature of the wafer, f is the film stress, sE is the Yong’s modulus of the 
substrate, 
s is the Poisson ration of the substrate, fh and sh is the thickness of film and 
substrate thickness. If the same GaN epilayers deposited on the Si substrates with different 
substrate thicknesses exert the same amount of stress on the substrates, the curvature is 
inversely proportional to the square of the substrate thickness. In order to minimize 
curvature change during the growth of GaN on 200 mm Si substrate and reduce the final 
curvature of the wafer at room temperature, usually thick (≥ 1000 μm) 200 mm Si (111) 
substrate are chosen for GaN-on-Si applications [16]–[18]. However, the automated 
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processing facilities developed for Si VSLI not only put a stringent requirement for wafer 
bow (< 50 μm) but also require the thickness of 200 mm diameter Si substrates to be 725 
μm in thickness. Bow is measured by the difference in height between the center and edge 
of the wafer. The bow can be obtained from wafer curvature  according to  
 1
(1 cos )r 

   
(1.2) 
where   is the bow of the wafer and r is the radius of the wafer. Therefore, to be truly Si 
foundry compatible, all 200 mm Si substrates used for GaN-on-Si have to be 725 μm thick.  
However, this is very challenging since the curvature of the 200 mm diameter Si wafer 
would be almost doubled if the same GaN epilayer was grown on a 725 μm thick Si 
substrate instead of a 1000 μm substrate.  
 
1.3.5 Crystal quality 
Due to the large lattice mismatch and stacking sequence mismatch between Si and Al(Ga)N, 
GaN heteroepitaxy on Si substrates usually have a high TDD which is going to hinder 
device performance and cause device reliability issues. A high TDD hinders the effect of 
strain engineering. The primary requirement of any dislocation reduction techniques in 
GaN-on-Si platform is to reduce TDD with a relatively thin layer thickness, because a large 
of amount of tensile strain could be built-up after cooling down to room temperature if 
thick layers are employed. This stringent requirement in total layer thickness limits the use 
of many well-known TDD reduction techniques which have been successfully practiced in 




1.4 Scope of the thesis 
The objective of this thesis is to investigate the growth of III-nitride growth on 200 mm 
silicon substrate and demonstrate GaN-based integrated devices on silicon substrates. This 
thesis is divided into two main parts. The basic part is presented in Chapters 1 to 3 and the 
experimental part includes the Chapters 4 to 5. First, the motivation of growing III-nitride 
on 200 mm Si is discussed in Chapter 1. In Chapter 2, the basic material properties of III-
Nitride and the principles of operation of experimental tools are summarized for quick 
reference. Additionally, a literature review of the current status of GaN-on-Si is provided 
in Chapter 3. In the experimental part, original contribution made by this thesis to GaN-
on-Si platform is presented. In Chapter 4, a detailed discussion about the growth of III-
nitride on 200mm Si substrates is presented, including the investigation on AlN/Si interface, 
crystallographic tilting introduced by substrate surface steps, strain engineering, 
dislocation reduction with migration enhanced epitaxy of AlN buffer and Si substrate 
engineering for the growth of GaN-on-Si. Novel devices enabled by the monolithic 
integration of III-nitride on 200mm Si platform are present in Chapter 5. The integrated 
devices include LED and HEMT integration on Si and µ-LED and µ-PDs for optical 




2 MATERIAL PROPERTIES OF III-NITRIDE, THE PRINCIPLE 
OF MOCVD AND CHARACTERIZATION TOOLS 
 
2.1 Introduction 
GaN as a representative of the III-nitride compound semiconductor family, InN and AlN, 
and their ternaries (AlxGa1-xN, InyGa1-yN and InzAl1-zN) along with the quaternary, is 
regarded as one of the most important semiconductors after Si. Due to its direct and tunable 
bandgap from 6.25 eV (AlN) down to 0.65 eV (InN), high electron mobility, large 
breakdown voltage and long-term chemical and thermal stability, it has various 
applications in lasers, LEDs, photodetectors (PDs), and HEMTs. These applications 
originate from the excellent optical and electrical properties of III-nitride semiconductors. 
In this chapter, the basic material properties of III-Nitride and the principles of operation 
of experimental tools are summarized for quick reference. 
 
2.2 Properties of III-nitrides 
The wurtzite polytype of GaN, AlN, and InN forms a useful alloy system (AlGaN, InGaN 
and InAlN) whose direct bandgaps ranges from 0.65 eV (InN) to 6.25 eV (AlN). Some of 
the parameters of wurtzite III-nitride are listed in Table 2.1. In this section, basic physical 
properties of GaN and its binary alloys are discussed for quick reference. 
Table 2.1 Material properties of GaN [21]. 
 AlN GaN InN 
Lattice Constant a0 at  
T = 300K (Å) 
3.112 3.189 3.545 
Lattice Constant c0 at  
T = 300K (Å) 
4.982 5.185 5.703 
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Energy Gap (Γ Valley) (eV) 6.25 3.51 0.65 
Thermal Conductivity 
(W/cmK) 
2 1.5 1 
Spontaneous Polarization PSP 
(C/m2) 
-0.081 -0.029 -0.032 
Piezoelectric constants:    
e14 (C/m2) 0.92 0.375 - 
e15 (C/m2) -0.58/-0.48 -0.3/-0.33/-0.22 - 
e31 (C/m2) -0.48/-0.60/-0.58 -0.49/-0.36/-0.33/-
0.22 
-0.57 
e33 (C/m2) 1.46/1.55 0.73/1/0.65/0.44 0.97 
Piezoelectric coefficients:    
ε11 9.0 9.5 - 
ε33 10.7 10.4 - 
Elastic constants: exp. cal. exp. cal. estimated 
C11 345 396 374 367 223 
C12 125 137 106 135 115 
C13 120 108 70 103 92 
C33 395 373 379 405 224 
C44 118 116 101 95 48 
 
 
2.2.1 Crystal structure 
There are three different crystal structures formed by III-nitrides, the wurtzite, zinc blende, 
and rock salt. Under ambient conditions, the wurtzite structure is the most 
thermodynamically stable structure for bulk AlN, GaN, and InN. Epitaxial GaN on 
sapphire (0001), 6H-SiC (0001) and silicon (111) substrates are in the form of wurtzite 
structure.  The zinc blende structure for GaN and InN has been obtained by epitaxial growth 
of thin films on (001) crystal planes of cubic substrates such as Si (100) [22]. In these cases, 
the tendency to form the wurtzite structure is overcome by the topological compatibility to 
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the substrate. The rock salt form is formed only under high pressures, therefore, is rarely 
used for device fabrication. 
The wurtzite has a hexagonal unit cell and two lattice constants, c and a. It contains six 
atoms of group III and group V. The space grouping for the wurtzite is P63mc and the point 
group symmetry is 6mm in the Hermann–Mauguin notation. The wurtzite structure is 
constructed from two hexagonal close-packed (hcp) sublattices, shifted along the c-axis by 
5c/8. One sublattice consists of group III atoms and the other sublattice consists of group 
V atoms. Each group III atom is surrounded by four nitrogen atoms to form a tetrahedron 
and vice versa. In the Ramsdell notation for the stacking of hexagonal layers of atoms. The 
Ramsdell notation specifies the total number of layers contained in a unit cell and then add 
the letter H, C or R to denote the over-all lattice type as being hexagonal, cubic, or 
rhombohedral, respectively. The wurtzite structure consists of alternating biatomic close-
packed c-planes of Ga and N pairs, the 2H sequence in wurtzite AlN basal planes 
is …AαBβAαBβ … where capital letters correspond to metal layers and the Greek letters 
to N layers. In the case of metal-polar III-nitride film, the Greek letters can be omitted. 
Thus the stacking sequence can be simplified to …ABAB… where capital letters represent 
metal-N bilayers tetrahedral bonded with metal-polarity. 
A stick-and-ball representation of wurtzite structure is illustrated in Figure 2.1. III-Nitride 
surfaces terminate either with a group III element polarity (Ga-polarity) with a designation 
of (0001) plane or an N-polarity with a designation of (0001)  plane as depicted in Figure 
2.2. The difference between these two polarities determines the polarity of the polarization 
charge. The different polarities can be controlled by using different growth methods. 
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Usually GaN epilayer on sapphire, SiC and Si by MOCVD is Ga-polar while molecular 
beam epitaxy (MBE) growth produces both Ga-polar and N-polar GaN film [23].  
 




Figure 2.2 A stick-and-ball diagram of wurtzite GaN with Ga-polarity and N-polarity. 
 
2.2.2 Band structure and bandgap 
In crystals, the periodic arrangement of atoms causes the discreet single atom energy states 
changing into energy bands. These energy bands control the movement of electrons and 
holes in the crystal. Usually, the higher energy band is named as the conduction band, and 
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the lower energy band the valence band. The energy difference between conduction band 
and valance band at Γ point in the Brillion zone is defined as the bandgap of the 
semiconductor. In direct band gap semiconductors such as III-Nitrides the conduction band 
minimum (CBM) is located at the same electron wave vector (k) value as the valence band 
maximum (VBM). Unlike indirect band gap semiconductors, radiative transitions from 
CBM to VBM in direct band gap semiconductors do not require the participation of 
phonons.  This makes direct band gap semiconductors like III-nitrides suitable for various 
applications in optoelectronics. 
Figure 2.3 shows the band gap versus the lattice parameter III-Nitrides semiconductors. 
The primary advantage of the III-Nitride materials is the large range of tunable band gap. 
The energy range from 0.78 eV to 6.25 eV covers the spectral range from infrared to deep 
UV. However, as the In percentage of InGaN and InAlN films increases, the growth of 
high-quality material becomes more difficult due to the dissociation of nitrogen atoms. In 
the case of ternary alloy bandgap, the bandgap can be calculated from the following 
equations [24], [25], 
 
1( ) 3.42 2.65 2.4 (1 )g x xE In Ga N x x x      (2.1)      
 
1( ) 3.42 2.86 1.0 (1 )g x xE Al Ga N x x x      (2.2)            
 
1(Al ) 0.77 5.51 3.0 (1 )g x xE In N x x x           (2.3) 
Theoretical lattice parameters of ternary can be predicted by Vegard’s law of the 
composition weighted average of the InGaN, AlGaN and AlInN parameters given 
 




0 1(Al ) 3.112 3.191(1 )x xa Ga N x x     (2.5)     
 
0 1(Al ) 3.112 3.545(1 )x xa In N x x     (2.6) 
 
Figure 2.3 Bandgaps of  III-Nitride GaN, AlN, and InN as a function of lattice constant. 
 
2.2.3 Polarization properties 
Comparing with traditional III-V semiconductors such as GaAs and InP, III-nitrides have 
strong ionicity in their III-nitrogen covalent bond due to the large electronegativity of 
nitrogen. The electrons involved in such covalent bonds are attracted by the high 
electronegative nitrogen nucleus. The mixed ionic-covalent bond characteristic results in 
macroscopic polarization in the wurtzite structure which has no inversion symmetry. The 
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strain-induced piezoelectric and spontaneous polarization charges are responsible for 
various effects in III-nitride devices. 
For spontaneous polarization, this polarization effect occurs in the equilibrium lattice of 
III-nitride at strain-free state due to non-inversion symmetry of wurtzite crystal structure. 
Theoretically, the spontaneous polarization is always along the -c-axis in the wurtzite III-
nitride crystal. Spontaneous polarization plays an important role at III-nitride 
heterointerfaces with a varying electronegativity. Usually, it manifests itself as a charge 
accumulation.  
 
2.2.3.1 Piezoelectric polarization 
The piezoelectric polarization is induced by elastic deformation of lattice parameters a and 
c. Figure 2.4 is a ball-and-stick diagram of a tetrahedral bond in GaN in Ga- and N-polarity 
configurations. The dipole moment for Ga-N bond is along N atom to Ga atom due to the 
electron cloud being closer to the N atoms. The overall polarization vector is always along 
the c-axis since the in-plane components of the polarization cancel one another. If the 
tetrahedron is not deformed, the vertical components of the polarization also cancel one 
another. However, when a Ga-polarity film is under in-plane tensile strain, the polarization 
vector for the vertical Ga-N bond remains constant whereas the cumulative z-component 
polarization of bottom triple bonds decreases, causing a net polarization along the –c-axis. 
Whereas in a nitrogen-polarity film, tensile in-plane strain would cause a net polarization 
along positive direction of c-axis. In the case of compressive in-plane strain, the net 
polarization would be along + c-axis from the Ga-polarity film and - c-axis for the N-
polarity film.  
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In hexagonal wurtzite lattice the piezoelectric polarization ppe along the +c-axis are 











   
      
 (2.7) 
where a0 and c0 are the equilibrium values of the lattice parameters listed in Table 2.1. The 
electric field generated by the polarization p is related to the relative dielectric constant εr(x) 






   
      
 (2.8) 
where [p], [E], and [ε0] is Cm-2, Vm-1 and Fm-1 respectively. 
Polarization related properties play an important role in III-Nitride device application. The 
electric field induced by polarization influences the shape of the band edges and carrier 
distribution of heterostructure interfaces [26]. In InGaN quantum well on polar or semi-
polar planes, the electric field induced by polarization causes a spatial separation of 
electrons and holes. This is the so-called quantum confined Stark effect (QCSE), which 
contributes to the efficiency droop and wavelength shift in LEDs. Polarization induced by 
strain is also responsible for the generation of 2 dimensional electron gas (2DEG) at 




Figure 2.4 Ball-and-stick illustration of an ideal GaN tetrahedron with ideal c/a ratio and 
internal parameter u for both GaN and N polarity in a relaxed state. 
 
2.2.4 Defects 
Large lattice mismatch and stacking sequence mismatch between the foreign substrates and 
GaN results in a high density of crystal defects. Usually the crystal quality is positively 
correlated with the device performance. Knowledge about defects in heteroepitaxial GaN 
is crucial in the understanding of GaN-on-Si platform. In this section, the characteristics of 
the most commonly found defects are summarized for quick reference. 
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2.2.4.1 Dislocations  
A typical TDD of heteroepitaxial GaN on sapphire, 6H-SiC and Si substrates ranges from 
108 to 1010 cm-3. There are three main types of TDs in wurtzite structure. The majority of 




edgeb a    . The magnitude of 
edge-type TDs is the same as the in-plane lattice parameter a. Edge-type TDs are formed 
during coalescence of islands with twist misorientation about the c-axis. The direction of 





mixedb a c     are the only type of TDs that have line direction not 
parallel to the c-axis. Pure screw dislocations with Burgers vector 0001screwb c    are 
rare in GaN due to its large formation energy [10]. As a result, the dislocations revealed by 
the cross-sectional TEM with g = (0002) two-beam condition are treated as mixed 
dislocations. The magnitude of the pure screw dislocations is the same as the out-of-plane 
lattice parameter c. The line direction of pure screw dislocations is also parallel to the c-
axis.  
 
2.2.4.2 Basal plane stacking fault 
In wurtzite structure, basal plane stacking faults (BSFs) can be type I1, I2, or E with Burgers 
vectors of 1 6 2023  , 1 3 1010  or 1 2 0001   respectively[28]. I1 is formed either by 
removal or insertion of a basal plane follow by a shear of 1 3 1100  and it changes the 
perfect stacking sequence of …AαBβAαBβAαBβAαBβ… to one 
with …AαBβAαBβCγBβCγBβCγ…. The cubic phase insertion is in bold. I1 BSFs contain 
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one violation of the wurtzite stacking rule. The I2-type stacking faults, having stacking 
sequence of …AαBβAαBβAαBβCγAαCγAα…, can be formed by the dissociation of a 
perfect dislocation 1 3 1120  into two Shockley partials or 1 3 1100   shear of one part of 
the crystal with respect the other. I2 BSFs contain two violations of the wurtzite stacking 
rule. The E-type BSF with a stacking sequence of …AαBβAαBβCγAαBβAαBβ… is 
formed by precipitation of point defects on the basal plane. It is bounded by Frank partials 
[29], [30]. These stacking faults have an additional Cc layer inserted in the midst of the 
normal stacking sequence. Additionally, I3-type in which one of the A or B bilayers 
occupied the C position i.e. …AαBβAαBβAαBβCγBβAαBβAαBβ… is predicted 
theoretically by Stampfl and Van de Walle [31]. 





E I I   since the number of cubic bilayers in I1, I2, or E-type BSF is 1, 2 and 3 
respectively. I1-type BSFs are sessile and form during the growth process since there the 
formation require the removal of extra half plane of closed-packed structure. I2-type BSFs 
can be formed by deformation caused by stress after growth by a glissile Shockley partial 
in the basal plane. High energy E-type BSFs are rare, but if 1 3 1100   shear occurs on the 
basal plane, such a high-energy fault can be converted into a low-energy I1-type BSF [32]. 
Stampfl and Van de Walle predicted that I2-type BSFs would have the second lowest 




2.2.4.3 Prismatic plane stacking fault 
Stacking faults on the  1120 planes can also form due the difference in stacking sequences 
across a type I1 steps [33]. More than 90% of this type of stacking fault (SF) are known as 
prismatic stacking faults (PSFs) with Burgers vector of 1 2 1011  [34]. Drum first 
observed the folded arrangement of 1 2 1011  PSF and I1 BSF in AlN which need the 
formation of a 1 6 1010  stair rod dislocation [28]. The rest of the stacking faults on the 
 1120 planes are named stacking mismatch boundaries (SMBs) (also referred to as double 
positioning boundaries) with the same Burgers vector as that of I1 BSF. SMBs can fold 
continuously from the basal to prismatic planes while keeping its Burgers vector [32].  
 
2.3 MOCVD 
2.3.1 Brief introduction of MOCVD 
Usually, the production of compound semiconductor based devices requires the growth of 
high-quality epitaxy layers with low defect and impurity levels and abrupt transitions in 
composition across interfaces. MOCVD has been developed in the 1960's by Manasevit et 
al. [35]. MOCVD is a deposition method in which a thin solid film is synthesized by the 
chemical reaction of molecules from the gaseous phase on a heated surface.  
There are other deposition methods employed for obtaining GaN epitaxial layers such as 
HVPE [36] and MBE [37]. The growth rate of HVPE is about a few hundred microns per 
hour which makes it difficult to grow high-quality heterointerfaces and the growth rate of 
MBE is often too slow (a micron per hour). On the other hand MOCVD with a growth rate 
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of several tens of micron per hour is the most versatile and suitable method. Beside the fact 
that MOVPE meets all the quality criteria for the epitaxial layers required for device 
applications, it also possesses the advantage to grow on large area substrates.  
Thus MOCVD has evolved into a leading growth technique for all III-V compound 
semiconductor materials, such as GaN, GaAs, AlAs, InP and their alloys in industries. Due 
to the developments in the area of optoelectronic and electronic applications, MOCVD 
became the most successful and mature growth technique for III-Nitrides based device 
structure. All the breakthroughs in the MOCVD growth of group III nitrides such as 
heteroepitaxial growth on sapphire substrates by the introduction of a low temperature AlN 
nucleation layer [2], achievement of p-type doping [7], and the possibility to grow high-
quality GaN, AlGaN and InGaN layers have enabled GaN based HEMT and LED 
structures to be realized. 
 
2.3.2 MOCVD growth mechanism 
MOCVD is a non-equilibrium growth technique which is based on the vapor transport of 
the precursor molecules. For III-V semiconductors, group III alkyls precursor are denoted 
as R3M where R is an organic radical, typically CH3 or C2H5 and M is a metal from group 
III, Al, Ga or In.  Group V precursors are binary hydrogen compounds of group V and 
denoted as EH3 where E is a Group V element such as, N, P or As. Group III and Group V 
precursors react on a heated substrate resulting in epitaxial growth of a thin solid film. In a 
simplistic view, if the complexity of the MOVPE process is ignored, a general reaction can 
be written as follows:        
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 R3M (g) + EH3 (g) → ME (s) + 3RH (g) 
 
(2.9) 
The precursors are transported by the flow of carrier gas (usually high purity H2 and/or N2) 
into a reaction chamber. Accurate mass flow controllers (MFC) are employed to deliver 
the exact amount of precursors. The carrier gas passes through the group III sources which 
are often in liquid or solid forms to be saturated with precursor vapor and then transport a 
fixed amount of precursor material into the reactor. In order to precisely control the mass 
flow of precursors, the metalorganic (MO) bubblers are placed in water baths which are 
kept at constant temperatures. Because of the group V precursors are often in the gaseous 
form, they are injected by pressure difference. 
Trimethyl-gallium (TMGa), Trimethyl-aluminum (TMAl) and Trimethyl-indium (TMIn) 
are the MO precursors of Ga, Al and In, respectively. Bis(cyclopentadienyl)-magnesium 
(Cp2Mg) is the p-type dopant metalorganic precursor and 100ppm gaseous disilane (Si2H6) 
diluted in hydrogen is the n-type dopant. The equilibrium vapor partial pressure of MO 












where a and b are parameters provided by the MO supplier, T is the water bath temperature. 
The actual recipe uses volume flow rate which has a unit of standard cubic centimeters per 
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minute (sccm). However, molar flow, F, which is expressed mol/min is usually used to 









































where ,M MOF is the molar flow rate of the MO precursor (mol/min), ,V MFCF is the volume 
flow rate of the MO precursor (sccm), R is the idea-gas constant (8.3146J/(mol K)), T is 
the standard temperature (273K), ,partial MOP is the partial pressure of the MO precursor and 
MFCP is the total pressure of the carrier gas. 
The MOCVD process is very complex and consists of a number of both homogeneous and 
heterogeneous reactions between the group III and group V source molecules. The growth 
related surface processes such as adsorption/desorption of the chemical species and surface 
migration are complicated too. Usually the carrier gas will transport the source molecules 
from gas inlet to the heated substrate where they will undergo gas phase reactions. 
Typically decomposition reactions of the precursors take place and the resulting species 
diffuse due to concentration gradients in the gas phase to the substrate surface where they 
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are adsorbed at a vacant site. At this point, the species can either desorb or react with other 
surface species, and then diffuse along the surface before final incorporation to the solid 
film by forming a new bond. The gaseous byproducts that desorbs from the surface diffuse 
into carrier gas and then flow to the reactor exhaust.  
It is apparent that a major parameter in all growth is the deposition temperature. As 
MOCVD is an exothermic process, the growth rate is expected to follow the temperature 
according to the Arrhenius equation: 
 exp( / )ak A E RT   (2.14) 
where k is the rate constant, A is the pre-exponential factor, Ea is the activation energy, R 
is the gas constant and T is the absolute temperature. Consequently, three growth 
temperature regimes can be identified. Kinetically limited regime is at low temperatures 
which the growth is determined by the reaction rates at the substrate surface. The growth 
rate increases exponentially with the reciprocal temperature. Mass transport limited regime 
is at intermediate temperatures in which the chemical kinetics becomes faster, and the mass 
transport is the rate limiting step. The growth rate becomes independent of the substrate 
temperature. In the thermodynamically limited regime, at high temperatures the 
thermodynamic equilibrium shifts to adduct formation and hence the growth rate decreases. 
Also alternative processes such as depletion of reactants become more severe. 
In MOCVD, the mass transport limited growth regime is favored, since variations in 
temperature will not affect the epilayer thickness. Because other parameters such as reactor 
geometry, including gas inlet design and time residence may influence considerably the 
growth, it makes modeling MOCVD growth difficult. An AIXTRON CRIUS® Close-
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Coupled-Showerhead (CCS) has been used to grow III-Nitride epitaxy on silicon substrates 
in this thesis. Ammonia (NH3), trimethylgallium (TMG), trimethylaluminium (TMA), and 
trimethylindium (TMI) were used as precursors. The n-type dopant is disilane (Si2H6), 
diluted to 100 ppm with hydrogen and the p-type dopant is Bis(cyclopentadienyl)-
magnesium (CP2Mg). 
 
2.4 High resolution X-ray diffractometry (HRXRD) 
X-ray wavelengths are of similar length scale to the inter atomic planes separation. As a 
result, monochromatic X-Ray diffractometry enables a range of structural properties to be 
studied such as lattice parameter, alloy composition, strain and estimated TDD. The III-
Nitride films grown on silicon substrates were measured using a PANalytical X’PERT 
PRO MRD XL system. The basic schematics of the geometry in an HRXRD system is 
illustrate in Figure 2.5. Bragg’s Law is defined as, 
 2 sind   (2.15) 
where λ is the incident X-ray wavelength, d is usually referred as d-spacing, i. e., the 
spacing between the atomic planes. θ is the Bragg angle. 
Information about the strain state and alloy composition of each layer in the heteroepitaxial 
GaN can be analyzed based on a and c lattice parameters obtained from XRD. Normally, 
a quick measurement of a and c can be done by taking at least one (00l) symmetric scans 
such as (0 0 2), (0 0 4), or (0 0 6) and a (1 0 5), (1 0 6), (2 0 4) or (2 0 5) asymmetric ω-2θ 
scan [38]. Moreover, since symmetric (0 0 4) and (0 0 6) planes are absolutely parallel to 
each other, c lattice parameter can be more accurately (1 part in 104) calculated from 
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Bragg’s Law if both (0 0 4) and (0 0 6) are used for c lattice parameter measurement. a 
lattice parameter can be calculated from the obtained c lattice parameter and an asymmetric 
d-spacing according to Equation 2.16. The accuracy in a is several parts in 10-4. More 
accurate lattice parameter measurement can be performed by measuring multiple high-
angle reflections and using a least-square fit to Equation 2.16 [39]. 
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Figure 2.5 Schematic illustration of an XRD. 
 
Usually, the angle θ of inclination between the plane (h k l) and the c-axis is obtained 










With this information, the Bragg angle θ of the plane (h k l) can thus be determined when 
the angle of the incident beam at diffraction is measured with respect to the sample c-axis. 
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After obtaining c and a, the alloy composition x in AlxGa1-xN is estimated by Vegard’s law 
stated in and the out-of-plane strain 
zz and in-of-plane strain xx are related by elastic 
constants 








    
(2.18) 
 



















   
(2.20) 
where 
0a and 0c are the fully relaxed lattice parameter obtained from Equation 2.5 for 
composition x and a and c are the measured lattice parameters.  
 
2.4.1 Crystallographic tilt measurement with HRXRD 
To determine the crystallographic tilt between AlN(0002), GaN (0002) and Si (111) atomic 
planes with a high degree of accuracy, we have employed the rotation and fitting method 
[40]. The principle of this method is schematically shown in Figure 2.6, where the 
orientation of the height of the cylinder represents the surface normal of the sample; it is 
the common surface normal of the substrate and the epilayer. To detect the highest 
diffraction intensity at a certain rotated azimuth angle , the sample surface has to be tilted 
in ω (the angle between the incident X-ray beam and the sample surface plane) to 
compensate the offset α (angle difference between 2θ/2 and ω). The tilt angle α0 of the 
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target lattice plane (i.e., either the miscut of the substrate or the misorientation of the 
epilayer) can be derived by recording a as a function of   from 0° to 360° via the equation 
 
1 2 0tan( ) cos( ) tan( )c c       (2.21) 
Here, 
1c and 2c are fitting parameters, corresponding to the mounting tilt and orientation, 
respectively, of the sample on the sample stage of the HRXRD system. 
 
 
Figure 2.6 Schematic geometry for measuring the misorientation, i.e. the tilt between the 
surface atomic plane and the surface plane of a crystal. 
 
2.5 Raman spectroscopy 
Raman spectroscopy has contributed a great deal to the advances in the III-nitride field. 
Besides HRXRD, the strain of an epilayer on a substrate can be measured with Raman 
spectroscopy. In general, for the epilayer on a substrate, the strain of the epilayer could be 
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approximately considered as the biaxial strain [41]. Then, the in-plane biaxial stress of the 










     
(2.22) 
In resonance Raman spectroscopy which the incident laser energy is close but smaller than 
the bandgap of the measured material, the intensity of the Raman scattering could be 
greatly enhanced. Thus 514.5 nm Argon lasers are preferred for GaN measurement whereas 
shorter wavelength 325 nm He-Cd lasers and 488.0 nm Argon lasers are preferred for AlN. 
In Raman spectra, the magnitude of the frequency shift for the E2 (high) phonon mode is 
determined by the two deformation potential constants aλ and bλ in the given strain: 
 2 xx zza b        (2.23) 









       
(2.24) 
The parameters for calculating biaxial stress with Raman spectroscopy are listed in Table 
2.1. In the experimental chapters of this thesis, the stress information of AlN nucleation 
layer on Si is calculated the Raman shift for the E2 (high) phonon mode with Equation 2.23. 
 
2.6 Atomic force microscopy (AFM) 
AFM obtains the morphological information about the sample surface by measuring the 
force between the AFM cantilever and the sample. As illustrated in Figure 2.7, the 
cantilever is mounted onto a piezoelectric scanner that controls its scanning motion across 
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the sample surface. The reflected light from the cantilever is usually detected by a four-
segmented photodiode. By holding the photodetector signal constant, i.e., constant 
cantilever deflection, the sample height profile can be generated through a current feedback 
control to the piezoelectric scanner. Areal information can be obtained by scanning the 
sample by raster scan in lines. 
AFMs have several modes of operation. In this thesis, A Bruker Dimension Icon™ AFM 
operated in tapping mode is employed to obtain the surface morphology and roughness 
information on the GaN-on-Si, since tapping mode can provide a high resolution and 
improved the durability of the cantilever. All the AFM images in this thesis are obtained 
ex situ. 
 





Figure 2.8 AFM scan of GaN surface showing surface pits with different sizes. The red 
circle indicates large pits formed by screw or mixed dislocation and the blue circle indicates 
small pits formed by edge dislocation (a) z-direction height scan (b) amplitude error scan. 
The scale bar is 200 nm. 
 
Furthermore, mixed and pure edge-type TDs can be differentiated in AFM images and 
TDDs of both type of TDs can be measured by AFM. TDs usually terminate with a surface 
pits of different sizes. According to the thermodynamics of pit formation, it follows that 
the size of the surface pits is proportional to the square of Burgers vector [42]. From section 
2.2.4.1, the magnitude of Burgers vectors in the ascending order is edge-type, mixed-type, 
and screw-type, so the largest pits are formed on screw, intermediate size pits on mixed 
and the smallest pits are formed on edge-type dislocations. Additionally, A TD with screw-
component creates an atomic step termination that may lead to spiral step precession in 
AFM scans. An example in which edge and mixed is given in Figure 2.8. Clearly, the type 
and density of TDs can be easily obtained in such AFM scans. Interestingly, in Figure 2.8 
(b), the amplitude error i.e., the height difference in between a forward (trace) and 
backward (retrace) shows better contrast for the small pits formed by edge dislocation. In 
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this thesis, AFM TDD measurement are measured by counting the number of pits formed 
TDs in a 25 µm2 scan.  
 
2.7 In situ curvature measurement 
In situ (Real-time) curvature measurements with Epicurve®TT sensor (LayTec GmbH) can 
provide vital information on the evolution of wafer curvature during the growth. The In 
situ curvature is measured by the amount of deflection in two parallel beams of laser as 
illustrated in Figure 2.9 (a). The wafer curvature  of GaN-on-Si wafer can be obtained 















DX is the distance between the two laser spots in the photodetector array,  ox is 
the original distance between the two laser spots and 
DZ is the distance between the wafer 
and the photodetector array. From Equation 2.25, a concave wafer will give rise to a 
positive curvature value with Epicurve®TT sensor and vice versa. As illustrated in Figure 
2.9 (b), the positions for in situ curvature measurements form a ring with a diameter of 64 
mm on the 200 mm wafer. The application of in situ curvature measurement is crucial to 
the growth of large diameter GaN-on-Si. In the experimental chapters of this thesis, we 
will show how to analyze the curvature information obtained by Epicurve®TT sensor in 




Figure 2.9 (a) Schematic illustration of in situ curvature measurements with Epicurve®TT 





2.8 Ex situ bow measurement 
Ex situ (post-growth) bow measurements of the 200 mm GaN-on-Si wafers were measured 
with a FLX-2320-S thin film stress measurement system (Toho Technology). The FLX-
2320-S accurately maps the changes in curvature of the wafer with two parallel beams of 
laser based on the same principle as described in section 2.7 for the in situ Epicurve®TT 
sensor. The bow mapping is calculated from the obtained curvature data and the wafer size 
based on Equation 1.2. However, instead of detecting the curvature change in a ring as 
illustrated in Figure 2.9 (b) in the Epicurve®TT sensor, the curvature change in the entire 
wafer is mapped in FLX-2320-S system. Bow is the maximum deviation of the median 
surface which is defined as the locus of points in the wafer equidistant between the front 
and back surfaces to a reference plane which is defined as the plane formed by the edge of 




3 Literature review in GaN-on-Si platform 
 
3.1 Introduction  
Despite the difficulties as discussed in section 1.3, both LED and HEMT structures have 
been realized in GaN-on-Si at 200 mm substrate size  at a substrate thickness of 1mm or 
thicker [16][17][43]. In this chapter, existing techniques and some unsolved problems of 
GaN-on-Si from the literature are briefly presented. 
 
3.2 Si substrate surface treatment 
Usually, a silicon substrate has a native oxide layer which has to be removed prior to the 
growth of AlN buffer layer [44]. This can be achieved by ex situ chemical etching such as 
Piranha solution (H2SO4:H2O2) to remove any organic contamination and HF to remove 
the native oxide layer [43]. On the other hand, the same effect can be achieved by in situ 
annealing in an H2 environment. Since it is very demanding on the purity of the chemicals 
used to achieve consistent results making ex situ cleaning method difficult [10].  
 
3.3 AlN Nucleation layer 
In most cases, GaN on Si (111) epitaxial growth begins with deposition of an AlN 
nucleation layer due to its ability to prevent destructive melt-back etching between Ga and 
Si and the smaller mismatch in thermal expansion coefficient with the Si substrate [45]. 
Usually, the AlN layer acts as a diffusion barrier against the reaction between Si and Ga 
which often leads to poor GaN surface morphology. When AlN is used as a buffer, the 
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strain between Si and GaN will change from tensile to compressive, leading to cracks 
reduction in the GaN epilayers.   
Another approach is to use ex situ deposited buffer layer on Si substrate before the growth 
of GaN. The ex situ deposited buffer layers can be AlAs [46],3C-SiC [47], Al2O3 [48] or 
rare earth oxide Gd2O3 [49] to prevent melt-back etching between GaN and Si. Additionally, 
ex situ deposited buffer layers have similar functions to compliant substrates i.e. to mediate 
the large difference in lattice parameters and thermal expansion coefficients between Si 
and GaN so tensile strains upon cooling can be at least partially accommodated by the 
buffers. However, despite the extra complexity and higher cost, GaN/ex situ deposited 
buffer layers/Si have not yet shown superior performances and crystal quality compared to 
GaN grown directly with in situ strain compensation buffers. AlN nucleation layer and In 
situ strain compensation buffers such as AlGaN layers requires no complex external 
preparation or deposition steps and are free from any possible contaminations from such 
external preparation, thus it is the most popular approach to solve the GaN cracking issue 
in GaN-on-Si. 
 
3.3.1 AlN/Si interface SiNx 
At the moment, there are two of the most important questions about the AlN/Si interface, 
i.e., the existence of amorphous SiNx and AlN interfacial structures. The growth of AlN on 
Si (111) substrate is more complicated than the case of AlN on sapphire or SiC substrates 
due to the possible existence of an amorphous SiNx interlayer between AlN and Si. In early 
studies of GaN growth on Si substrate, it was thought that avoiding the formation of 
amorphous SiNx by pre-deposition of Al via pre-flowing TMAl would improve the AlN 
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film quality [44]. It was found that the initial deposition of Al resulted in a very rapid 
transition to a 2D growth mode of AlN. The rapid transition is essential for the subsequent 
growth of high-quality GaN layer. However, the more recent studies showed that despite 
the Al pre-deposition, a discontinuous amorphous interlayer of SiNx existed at the interface 
and the LT-AlN (735°C) was directly grown on the Si substrate via the SiNx openings [50], 
[51].  Another method of Si substrate surface treatment is the Si nitridation by pre-flowing 
NH3 prior to the growth of LT-AlN. The effect of nitridation duration on strain, TDD, 
lateral coherence lengths, vertical coherence lengths has been discussed extensively in [52], 
[53]. Usually, there exists an optimal nitridation duration. A continuous 2 nm of SiNx was 
also presented in AlN/Si with NH3 nitridation [52], [53].  
One possible formation mechanism of SiNx in the AlN/Si interface is due to the inter 
diffusion of AlN and Si at high growth temperature (> 1000°C). This may explain the 
presence only sharp interface for a film grown only at low temperature [44]. It is quite clear 
that the discontinuous amorphous SiNx layer could be formed during the NH3 nitridation 
step or formed rapidly during the inter-diffusion of AlN and Si across the interface during 
HT-AlN growth at 1080 °C [54].  
Another possible formation mechanism of the observed amorphous layer SiNx is the 
epitaxial deposition of β-Si3N4 with NH3 nitridation of Si substrate. β-Si3N4 which is one 
of the most common phases of Si3N4 has hexagonal crystal structure with in-plane lattice 
parameter 
3 4Si N
  =0.761 nm [55]. Ultra-thin or monolayer crystalline β-Si3N4 has been 
epitaxially grown on Si (111) substrate by N2-plasma, H2+N2 mixture and NH3 [56]–[59]. 
Morita has found that at 1000°C in H2+N2 mixture, the growth of monolayer SiN is a self-
limiting reaction due to the competition between formation and H2 etching [57]. In MBE 
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GaN/Si, β-Si3N4 can be observed in the transition of 1 × 1 to 8 × 8 surface reconstruction 
from Si (111) to β-Si3N4. High-quality GaN can be grown with β-Si3N4 buffer in MBE 
environment [60]. It is likely that the epitaxial coherence relationship is transferred from 
Si to AlN through an ultra-thin crystalline β-Si3N4 which was later on destroyed by the 
inter-diffusion of AlN and Si at high temperature [61]. 
 
3.3.2 AlN/Si interfacial structures 
The epitaxial relation of AlN on Si is
AlN Si(0001) (111)|| , AlN Si1100 112||     and
AlN Si1120 110||    [44]. Due to the large in-plane lattice mismatch (19%), the critical 
thickness of epitaxial wurtzite AlN on Si (111) is only one monolayer thick [50], [62], [63]. 
Epitaxial growth of wurtzite AlN on Si (111) substrate occurs via matching of four (220)Si  
planes with five (2110)AlN  planes to reduce the 19% tensile strain to less than 1% residual 
strain in the first monolayer of the epitaxy. 
In both wurtzite III-nitride and diamond cubic Si structure the tetrahedral coordination 
leads to double (0001) or {111} close packed atomic layers with atoms situated with their 
respective tetrahedral bonding orientation. For the analysis of structural transformations 
involving multiple possible interfacial structures, it is helpful to employ ‘cells of non-
identical displacements’ (cnids). Dimitrakopulos et al. have listed all the possible 12 
different heterointerface structures or cnids of AlN/Si, six of the structures are for Al-
polarity and the other six of them are for N-polarity [64] as illustrated in Figure 3.1. 
We have systematically studied the HRTEM image of the AlN/Si interface in the literature. 
In the high-angle annular dark field (HAADF) image in Radtke et al. HRTEM analysis of 
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AlN/Si [50] [51] and HRTEM image of Zang et al. [44] shows that interfacial model of 
AlN/Si follows cnid2 whereas Liu et al. HRTEM suggests interfacial model of AlN/Si 
follows cnid1 [65]. 
 
Figure 3.1 Interfacial structural models or cnis presented by Dimitrakopulos et al. [64]. 
The corresponding stacking sequences have been indicated, as well as bonding tetrahedral. 
The dashed lines indicate the interfaces between AlN and Si. Si atoms are below the dashed 
lines. The bigger spheres above the dashed lines represent Al atoms whereas the smaller 




3.4 Crystallographic tilt 
3.4.1 Nagai model 
In heteroepitaxy on vicinal substrates, the epilayer is generally tilted with respect to the 
substrate due to the presence of out-of-plane lattice mismatch as illustrated in Figure 3.2. 
This phenomenon was first observed and modeled by Nagai in GaxIn1-xAs/GaAs 
heterostructures as 
 











E is the so-called Nagai tilt, i.e., the tilt between the epilayer and the substrate [66];
Ec and Sc are out-of-plane lattice parameters of the epilayer and the substrate, respectively; 
and 0
S is the miscut angle of the substrate. In this model, a negative (positive) misfit results 
in a positive (negative) Nagai tilt and the epilayer tilts towards (away from) the surface 
normal direction. 
 




3.4.2 Crystallographic tilt in GaN heteroepitaxy 
In III-nitride heteroepitaxy, the most commonly employed substrates are SiC, sapphire, 
and Si (111). Huang et al. found a good agreement between the Nagai model and the tilt of 
GaN on sapphire substrates with a small miscut (1.85°) and introduced the extended Nagai 
model to explain the tilt in GaN-on-Sapphire systems with emphasis on the effect of surface 
step-bunching of the substrate with larger miscut (>1.85°) [68]. The authors concluded that 
the step-height matching configuration of the substrate and the epilayer is an important 
factor which influenced the tilt and crystalline quality of the GaN epilayer. In 
GaN/AlN/6H-SiC heteroepitaxy, Huang et al. found the crystallographic tilt precisely 
followed the Nagai’s model at a miscut of 3.5° [69]. Most of the misfit dislocations were 
pure in-plane 60° unpaired Shockley partials to accommodate the difference in stacking 
sequence across a substrate step edge between AlN and 6H-SiC. For heteroepitaxy of 
GaN/AlN/Si, the crystallographic tilt has generally exhibited large variations from the 
Nagai’s model. Barabash et al. observed this in the direct epitaxial region of GaN cantilever 
epitaxy on Si(111) substrate [70] and they used both the Nagai mechanism and the Dodson-
Tsao misfit dislocation relaxation mechanism to explain the origin of the tilt [71]. Recently, 
Liu et al. observed that the GaN/Si tilts had a magnitude between that predicted by Nagai 
tilt and the miscut of the Si substrate, and always followed the tilt of the AlN nucleation 
layers regardless of the substrate miscut [72]. Wang et al. suggested the near tetragonal 
distortion due to large in-plane mismatch was the reason that the AlN/Si tilt was larger than 
the prediction by the classical Nagai model [63]. However, due to the large in-plane lattice 
mismatch (19%), the critical thickness of epitaxial wurtzite AlN (a = 3.11Å, c = 4.982 Å) 
on Si (111) (a = 3.84 Å) is only one monolayer [44]. Therefore, the AlN layer relax 
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immediately at the AlN/Si interface, leading to the formation of pure edge MDs that have 
fully in-plane Burgers vectors that do not cause tilt. This has been confirmed by TEM 
analysis of AlN/Si interface in section 4.3.4 as well as [50], [63].  
 
3.5 Strain engineering method 
3.5.1 Strain engineering methods in GaN-on-Si 
Strain is always present in heteroepitaxy either from differences in lattice constant (GaN 
lattice constant is smaller than Si, thermal expansion coefficient (i.e. for GaN is larger than 
that of Si), island coalescence, or dislocation movements. For GaN-on-silicon strain can be 
generated by all these sources and is universal tensile. Wafer bow and epilayer cracking is 
one of the most problematic issues of GaN structures grown on Si substrates [10]. Due to 
the large tensile growth stress and thermal stress introduced upon cooling from the growth 
temperature to room temperature, the thickness of crack-free GaN on HT-AlN nucleation 
layer is less than 600 nm as shown in Figure 3.3 (a). However, when an 800 nm 3-step-
graded AlGaN in situ strain compensation layer is introduced, 1200 nm GaN is obtained 
crack-free as shown in Figure 3.3 (b). 
600 nm is too thin for most of the optoelectronic and electronic device structure. 
Furthermore, in GaN heteroepitaxy, the TDD decreases as the epilayer increases in 
thickness [73]. Several methods have been proposed and tested to address the issue of 
tensile stress and associated cracking. Laterally confined epitaxy (LCE) on patterned 
substrate can guide the cracks in the masked or etched parts of the silicon substrate to 
relieve the tensile strain upon cooling down from the growth temperature. This can be 
achieved by isolating the epitaxial region with ex situ deposited and patterned SiO2 or Si3N4 
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growth mask into areas smaller than the average crack spacing [74]. Usually, the III-nitride 
deposited on top of the growth mask has a slow growth rate and is polycrystalline. However, 
usually LCE is employed in combination with in situ strain compensation buffer layers to 
grow high-quality GaN layers because employing LCE alone does not guarantee high-
quality device layers. 
 
Figure 3.3 Nomarski microscopy (a) showing cracks on 600 nm thick GaN/ 240 nm HT-
AlN/30 nm LT-AlN Si substrate caused by the large tensile stress introduced upon cooling 
from the growth temperature to room temperature (b) crack-free 1200 nm GaN/ 800 nm 3-
step-graded AlGaN/ 240 nm HT-AlN/30 nm LT-AlN/Si. 
 
In situ strain compensation buffers are always based on a simple concept - the induction of 
compressive stress during growth to compensate for the tensile thermal stress generated 
upon cooling. AlN has a smaller in-plane lattice constant compare to GaN. So in principle, 
when growing GaN on AlN, depending on relaxation, three basic compressive strain 
configurations can exist as shown in Figure 3.4. In the case described in (b) where LT-AlN 
grows relaxed on GaN and after this GaN grown compressively strained. A thin (~10 nm) 
low temperature (usually the growth temperature of LT-AlN is 950 °C as compared to HT-
AlN at 1100 °C) is necessary for the growth of relaxed AlN on GaN without generating 
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extra TD at the GaN/AlN interface. Dadgar et al. first employed this LT-AlN interlayers 
to produce crack-free GaN/Si [15]. The advantage of LT-AlN interlayers is that it can be 
inserted again and again to achieve a very thick GaN layer on Si [75]. 
An AlGaN intermediate or graded layer between the AlN seeding and GaN buffer layer is 
probably the oldest method to obtain crack-free GaN on silicon [45]. If the material quality 
of the AlN seeding layer is sufficiently high, such a transition can induce a compressive 
stress on the subsequently grown GaN layer. A composition step grading buffer is 
illustrated in Figure 3.2 (c). If pseudomorphic growth of high Ga-content AlxGa1-xN occurs 
by choosing a layer thickness below the critical thickness which strain is completely 
relaxed and grows with the same lattice parameter as the underlying layer, low Ga-content 
AlyGa1-yN (x<y), compressive strain GaN layers are obtained.  
Superlattices are well known from conventional III-Vs to enhance dislocation reaction by 
strain field induced dislocation bending [76]. The same effects can be also achieved for III-
nitrides where AlN/GaN is typically applied for strain compensation[77]. As shown in 
Figure 3.4 (d), thin layer of GaN and AlN layers undergo pseudomorphic growth leads to 
an average lattice constant. Growing AlN/GaN superlattice requires single layer thickness 
less than the critical thickness. 
All strain engineering methods are of little effect if the TDD of the AlN nucleation layer is 
high (>1010cm-3). Strain fields inherent with these methods can lead to dislocation climb 
and bending, which reduces the compressive stress. For low layer qualities with high 
dislocation densities, the probability for stress relaxation via dislocation climb and 
annihilation processes is significant and it is observed that for such cases the method will 
not enable the growth of thick GaN layer [12]. That is why understanding (section 4.2) and 
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Figure 3.4 Different possibilities of lattice mismatched growth in GaN-AlN material 
system. (a) Showing two relaxed materials. (b) AlN grows relaxed on layer GaN but layer 
GaN will grow pseudomorphic on AlN. (c) Graded transition from AlN to GaN does lead 
to a compressive strain in the GaN layer, if it is grown pseudomorphic or only partially 
relaxed. (d) Superlattice layers, AlN and GaN both grow pseudomorphic with an 
equilibrium lattice constant, which will enable subsequent compressive growth of GaN.  
 
3.5.2 Stress relaxation in III-nitride 
In traditional diamond cubic semiconductors, stress relaxation in mismatched 
heterostructures is accomplished by the formation and glide of MDs at the heterointerface. 
This relaxation mechanism is assisted by the shear stress caused by the biaxial stress 
perpendicular to the [001] growth direction on the <111> glide planes [78]. The Burgers 
vectors of TDs in the cubic system are always inclined with respect to [001] growth 
direction. However, in wurtzite GaN, the pure edge TDs having Burgers vector a in the 
basal plane usually have a perpendicular (0001) line direction to the basal plane. The 
gliding plane for pure edge TDs is the prismatic m-plane which are also perpendicular to 
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the basal plane (this was discussed in section 2.2.4.1). The biaxial stress from the lattice 
mismatched in the basal plane cannot induce a shear stress in the gliding planes for pure 
edge dislocations in GaN. However, pure edge TDs can bend from the <0001> direction to 
cause an effective climb to relax the stress in that layer [79]. Furthermore, the mixed 
dislocations can glide on the {1122} planes to cause stress relaxation in the basal plane 
[73]. This secondary slip system have been found to be the main slip system in compressive 
(AlGaN/AlN [80]) and tensile (InGaN/GaN [81]) heterostructure in III-nitride. However, 
complete relaxation of nitride epilayers by glide in the secondary slip system is often 
kinetically in inhibited [82]. The TDs present in AlGaN/AlN heterostructures enable a 
dislocation bending mechanism that acts to relax the compressive strain instead of 
generating misfit dislocations [79]. The dislocation bending relaxation mechanism ensures 
that the compressive strain from the heteroepitaxial interface can be maintained up to 
hundreds of nanometer up to even a few microns thick epilayer if the TDD is low (< 
1010cm-3) [82]. The dislocation bending is first theoretically modelled by Romanov and 
Speck [83]. In this model, the edge dislocations in the overlayer are bended to project along 
one of the three <1100>  directions in the basal plane interface. The in-plane relaxation of 
the III-nitrides caused by the TD bending can be calculated by  
 4avg bL   (3.2) 
where avg a a   is the average relaxation of the compressively stressed overlayer, b is 
the magnitude of Burgers vector of the edge dislocation (b equals to in-plane lattice 
constant, a),  ([cm-2]) is the TDD with edge component, tan avgL h   which is the 
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projected dislocation length over the basal plane, where h is the layer thickness and avg is 
the average bending angles of TDs with respect to the c-axis. 
 
3.6 Dislocation reduction 
Due to the large lattice mismatch and stacking sequence mismatch between Si and Al(Ga)N, 
GaN heteroepitaxy on Si substrates usually have a high TDD which is going to hinder 
device performance and cause device reliability issues. As discussed earlier in section 3.5, 
a high TDD hinders the effect of strain engineering. The primary requirement of any 
dislocation reduction techniques in GaN-on-Si platform is to reduce TDD with a relatively 
thin layer thickness, because a large of amount of tensile strain could be built-up after 
cooling down to room temperature if thick layers are employed (section 3.5). This stringent 
requirement in total layer thickness limits the use of many well-known TDD reduction 
techniques which have been successfully practiced in GaN-on-sapphire such as ELOG [19] 
and patterned sapphire substrates (PSS) [20]. In one of the previous sections (4.6.6.1), the 
dislocation reduction properties of SiNx has been discussed. This section emphasizes on a 
new dislocation reduction method that does not require any additional increase in the total 
film thickness besides SiNx in situ masking. 
 
3.6.1 SiNx in situ masking 
SiNx in situ masking has been used extensively in GaN-on-Si as an in situ dislocation 
reduction interlayer technique. It was first applied to GaN-on-sapphire by Lahreche [84]. 
SiNx in situ masking is sometimes referred as Si delta-doping or silane burst, because silane 
(Si doping precursor) is turned on while TMGa (Ga precursor for GaN growth) is turned 
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off during GaN growth. NH3 (N precursor for GaN growth), silane and carrier gas (H2) are 
injected to the MOCVD chamber at GaN growth temperature (1020 °C). Markurt et al. 
discovered the atomic structure of a Si delta-doped layer as a SiGaN3 monolayer that acts 
as antisurfactant and inhibits further GaN growth [85]. The duration of SiNx in situ masking 
i. e. the duration which TMGa is turned off and silane is turned on determines the coverage 
of the monolayer SiGaN3 antisurfactant. GaN islands regrowth from the GaN surface which 
are not covered with SiGaN3 consist of facets that facilitate the bending and annihilation 
of TD to form half loops [86]. 
 
3.6.2 Migration enhanced AlN buffer 
 
GaN on Si (111) epitaxial growth begins with deposition of LT-AlN nucleation layer due 
to its ability to prevent destructive melt-back etching between Ga and Si and the closer 
mismatch in thermal expansion coefficient with Si substrate. It is well established that in 
order to improve GaN device performance, high-quality AlN nucleation layer must be 
employed. We have systematically studied in detail in section 4.2 and 4.5 the AlN/Si 
interface and the interfacial defects caused by the lattice mismatch and the stacking 
mismatch. As a result, the surface morphology of Si (111) substrate has been optimized for 
the AlN growth by forming the single bilayer substrate steps. The quality of AlN layer is 
strongly affected by nitridation duration of the Si substrate [52], V/III ratio [17], growth 
temperature [87] and layer thickness [88]. The results in the literature suggest that the 
optimizations of the growth parameters are strongly system dependent. The range of 
optimized growth parameters can be large as reported in the literature. In this thesis, we 
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will focus on dislocation reduction methods which could be applied across different 
reactors. 
Zhu et al. points out that surface smoothness of the HT-AlN layer also plays an important 
role to reduce the crystal misorientation and defect density of the GaN grown on top [10]. 
Interestingly, achieving a smooth AlN template is also one of the top priorities in the 
MOCVD of AlN template on sapphire substrates for UV and deep-UV emitting optical 
devices. Various dislocation reduction techniques in the AlN layers grown directly on 
sapphire have been proposed and applied to obtain high-quality AlN template on sapphire. 
A very popular method to obtain high-quality AlN template on sapphire is to grow the AlN 
template with MEE method (alternately pulsed flow of TMAl and NH3) [89]. There are 
many versions of the MEE AlN buffer such as alternate supply of NH3 [90] and NH3 
pulsed-flow method [91] in which only NH3 flow is pulsed and the flow-modulated method 
in which both NH3 and TMAl flow is injected together for short period of time (1 s) and 
alternately pulsed for a longer period of time [92], [93]. Although the growth conditions 
vary significantly in the literature such as the growth temperature is in the range of  1070 °C 
to 1250 °C [89]–[93]. Compared with conventional growth method, the AlN buffers 
produced by MEE method universally show smoother surfaces with reduced TDDs due to 
the enhanced AlN lateral growth rate. In GaN-on-Silicon, Cagnon et al. [94] briefly studied 
the effect of the MEE AlN buffer in combination with the effect of ion implantation in the 
AlN/Si structure on the growth of GaN. In terms of the TDD, it is difficult to conclude if 
there is any improvement in TDD when the MEE AlN buffer is compared to the 




3.7 Chapter overview 
Existing techniques for GaN growth on silicon are explained and presented. Subsequently, 
we will improve on the current techniques and propose new methods of growing foundry 
compatible GaN-on-Si in the next chapter.  
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4 III-NITRIDE MOCVD GROWTH ON 200 mm Si 
4.1 Introduction  
The objective of this thesis is to investigate the growth of III-nitride growth on foundry 
compatible 200 mm Si substrate and demonstrate GaN-based integrated devices on Si 
substrates. In this chapter, a detailed discussion about the growth of III-nitride on foundry 
compatible 200mm Si substrates is presented, including the investigation of effect of Si2H6 
substrate treatment, AlN/Si interface, crystallographic tilting introduced by substrate 
surface steps, strain engineering, dislocation reduction with migration enhanced epitaxy of 
AlN buffer and Si substrate engineering for the growth of GaN-on-Si.  
 
4.2 Si2H6 treatment on Si substrate 
4.2.1 Introduction  
Usually, a silicon substrate has a native oxide layer which has to be removed prior to the 
growth of AlN buffer layer [44]. This can be achieved by in situ annealing of the Si 
substrate in an H2 environment in the MOCVD system as described in section 3.2. However, 
a mixture of Si2H6 and H2 was found to be an effective method to remove native oxide 
layer in a study of Si MBE growth on Si substrate [95]. 100 ppm Si2H6 is available in our 
MOCVD system as an n-type doping source as described in section 2.3. In this section, we 





4.2.2 Experimental details 
The epitaxial growth of the GaN-on-Si wafers were performed in AIXTRON CRIUS® 
Close-Coupled-Showerhead (CCS) MOCVD reactor on 725 μm thick 200 mm diameter Si 
substrates. First, Si substrate was in situ annealed in an H2 to remove native oxide at 
1030°C as described in section 3.3. Additionally, Si2H6 was added to the H2 environment 
as pre-treatment for Si substrates at the same temperature. Then, a 25 nm low-temperature 
AlN nucleation layer was grown at 980°C with both group-III, and group-V precursors 
flowed simultaneously with a V/III ratio of 250. The temperature was increased to 1070 °C 
for HT-AlN buffer growth with continuous AlN growth during the temperature ramping 
(15 nm of AlN deposition took place). The carrier gas is always H2. The growth details for 
different samples for the AFM measurement is described in Figure 4.1. 
 
4.2.3 Effect of Si2H6 treatment on Si substrate morphology 
 
As-received Si (111) substrates [e.g., see Figure 4.1(a)] have essentially flat surfaces (i.e., 
have a moderate RMS value of ~0.23 nm at 20 × 20 μm2) without obvious step-terrace 
features. The Si surface after annealing under H2 at 1050 °C for 600 s [see Figure 4.1 (b)] 
shows an increased surface RMS of 0.34 nm at 20 × 20 μm2 and step-like features begin to 
appear in the direction parallel to Si 110  . Annealing under H2 is typically used in 
MOCVD to remove organic impurities and native oxide layers on the surface of the 
substrate before the LT-AlN growth. However, the island-like protrusions in the top-right 
and bottom-left corners of Figure 4.1 (b) are usually assigned to the formation of SiC due 
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to reaction of Si surface with carbon contamination presented on the wafer surface or from 
the reactor environment (coatings on the shower head and wafer susceptor).  
Carbon contamination which has been a longstanding concern for growers of thin films on 
silicon substrates originates from carbon-bearing gas molecules which adsorb on the silicon 
surface as a result of exposure to the atmosphere [96]. This contamination often takes the 
form of epitaxial SiC particles which grow after the decomposition of adsorbed carbon-
bearing molecules, and the subsequent reaction of the freed carbon with the silicon 
substrate at temperatures between 800 °C and 1100 °C in a hydrogen environment [97]. 
The direct evidence of the formation of SiC particles (island-like protrusion) on silicon 
substrate in a UHV environment could be provided by reflection high-energy electron 
(RHEED) [98], but RHEED is not possible in the MOCVD environment. As a result, we 
assigned island-like protrusions observed from AFM to be SiC particles based on the 
observation reported in the other literature [97][99]. 
A further step of annealing under a mixture of Si2H6 + H2 [see Figure 4.1 (c)] promoted 
well-defined steps with average step heights of 0.3 nm which is consistent with the height 
of the Si bilayer (0.31 nm) along the 111  direction or surface normal [see Figure 4.2]. The 
surface steps have a short-range order with an average terrace spacing of 62.5 nm. The 
miscut measured from the AFM analysis is 0.28°, which agrees well with the miscut (0.29°) 
obtained from the HRXRD measurement of the same sample (the HRXRD measurement 




Figure 4.1 AFM scans of Si substrate surface, (a) as-received, (b) 600 s H2 annealed and 
(c) additional 600 s H2 + Si2H6 annealed and (d) 10 s NH3 nitridation. AFM scans of 
heteroepitaxial wurtzite AlN/Si, (e) & (f) ~9 nm thickness, (g) & (h) ~270 nm thickness. 
The scale bars are 100 nm for (a-d), (e) and (g) whereas they are 1 μm for (f) and (h). 
 
We found that the formation of the well-defined bilayer steps only occurred after the 
additional annealing in Si2H6 + H2. This observation is most likely due to (i) epitaxial 
growth of Si by cracking Si2H6 that in turn fills the voids in the terraces and reconstructs 
surface steps according to the original miscut; and/or (ii) Si2H6-induced enhancement in 
thermal cleaning of the native oxide, leading to a recovery of the native Si surface [95]. 
The SiC islands were also completed removed by further annealing in Si2H6 + H2. 
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In our case, usually 5-15 s yields the best GaN crystal quality (see section 4.3.3). After 
nitridation, while the Si bilayer steps that were formed during Si2H6 anneal still remain [see 
Figure 4.2], pits can now be seen on the terraces [see Figure 4.1 (d)]. The surface step 
configurations of the substrates prior to the nucleation of epilayer have significant 
influence on the crystallographic tilt between the substrate and epilayer as well as the 
defects generated by substrate step edges (this will be discussed section 4.5). After these 
pretreatment steps, it is clearly seen that the Si substrate before the AlN growth consisted 
of vicinal atomic planes with regularly aligned bilayer steps.  
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Figure 4.2 AFM height profiles of Si (111) substrate after H2 + Si2H6 annealing (b) after 
NH3 nitridation. 
 
4.2.4 Effect of Si2H6 treatment on AlN morphology 
In general, the large lattice mismatch presented in AlN/Si heterostructures, which, together 
with the high sticking coefficient and low surface diffusivity of Al adatoms  compared with 
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Ga adatoms in GaN growth, leads to island nucleation at the Si (111) surface [100]. AlN 
tends to grow in 3D island growth mode while GaN tends to follow a 2D step-flow growth 
mode. A general observation obtained from the growth of AlxGa1-xN ternary alloy is that 
the lateral growth rate of the film increases with the decrease in the Al content [101]. This 
is related to the difference in surface diffusivity of Al and Ga adatoms. Ga adatoms have a 
greater diffusivity compare to Al adatoms. 
Figure 4.1 (f) and (h), and their respective higher magnification versions and Figure 4.1 (e) 
and 1(g), are AFM images of the AlN with nominal thicknesses of ~9 nm and ~270 nm 
respectively, The 9 nm and 270 nm correspond to the growth stages of initial nucleation 
and complete islands coalescence, respectively. The AlN clearly exhibits island nucleation 
behavior with an average island size of ~10 nm [see Fig. 1(e)]; striations along Si 110   
step edges are clearly seen in lower magnification image [see Fig. 1(f)]. As the thickness 
increases to 270 nm [Figure 4.1 (g)-(h)], columnar AlN islands increase in size and 
coalesce with adjacent neighbors to form a continuous film with a roughness of 0.75 nm 
RMS at 20 × 20 μm2. Pits as large as 70 nm in diameter are observed on the surface of the 
270 nm thick AlN layer due to an incomplete coalescence of islands [Figure 4.1 (g)]. These 
pits could be formed due to the limited diffusion of Al adatoms and this is further discussed 
in section 3.6.2. The lack of observable surface striations in Figure 4.1 (h), unlike those 
seen in Figure 4.1 (f), indicate that the 270 nm thick AlN layer grow in a manner 





In this section, a mixture of Si2H6 and H2 was found to be an effective method to remove 
native oxide layer and SiC islands on the Si substrate surface before the AlN growth. With 
Si2H6 treatment, the Si substrate before the AlN growth consisted of vicinal atomic planes 
with regularly aligned bilayer step with Si2H6 treatment. The quality of the GaN layer in 
the GaN-on-Si is also improved with Si2H6 treatment (this will be discussed in section 
4.5.5). 
 
4.3 AlN/Si interface 
4.3.1 Introduction 
The crystal quality of the entire GaN-on-Si structure is mostly determined by the AlN/Si 
interface. We have realized all these aspects of the epitaxy critically depend on the initial 
AlN/Si interface. In this section, two of the most important questions about the AlN/Si 
interface as discussed in 3.3.1, i.e., the existence of amorphous SiNx and AlN/Si interfacial 
structure. 
 
4.3.2 Interfacial amorphous SiNx 
Typical high resolution TEM (HRTEM) cross-section images with zone axis of 
AlN 1120  and 110Si   recorded at the AlN/Si interface on sample (the same sample as 
shown in Figure 4.1 (g) & (h)) with conditions described earlier. There is a highly distorted 
AlN region formed at 3 - 4 bilayers (~1 nm) near the AlN/Si interface as seen in Figure 4.3 
(b) and (c). While it might appear to be a very thin amorphous SiNx interlayer, this region 
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can be resolved as a crystallographically abrupt region at different locations of the AlN/Si 
interface as shown in Figure 4.3 (a). Thus the amorphous SiNx interlayer in our sample is 
discontinuous. 
The scanning transmission electron microscopy (STEM) energy-dispersive X-ray 
spectroscopy (EDX) in Figure 4.4 is used to study the inter-diffusion the AlN/Si interface. 
In Figure 4.4 (a), the STEM image of the AlN/Si interface and the location of the EDX 
scanning line is shown. The 50 nm EDX scanning line is perpendicular to the AlN/Si 
interface. In Figure 4.4 (b), the EDX spectra corresponding to the location marked as ‘1’ 
in Figure 4.4 (a) is shown. The elements presented in the AlN/Si interface are identified as 
Al, N, Si and Cu. Cu is the contamination originated from the TEM sample supporting 
structures. Finally, normalized elemental concentration along the scan line is plotted in 
Figure 4.4 (c). It can be seen clearly that the inter-diffusion region in the AlN/Si interface 
can be at least 8 to 9 nm thick.  
In Table 4.1, the growth conditions and observations of the interfacial amorphous SiNx in 
the literature and this thesis are summarized. A general observation is that samples grown 
with NH3 nitridation is less susceptible to the formation of amorphous SiNx compare to 
samples grown with TMAl treatment. The epitaxial transfer from Si to AlN through an 
ultra-thin crystalline β-Si3N4 is not favored from our TEM analysis in the AlN/Si 
crystallographically abrupt region since crystalline β-Si3N4 is not observed. Our TEM 
observation favors the ideal that the formation of SiNx in the AlN/Si interface is due to the 
inter diffusion of AlN and Si at high growth temperature (> 1000°C) as described in section 
3.3.1. At the high growth temperature of 1070 °C, the LT-AlN nucleation layer which was 
grown at 980 °C readily inter-diffused with Si of the substrate to form amorphous SiNx and 
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a highly Si doped AlN. Thus the amorphous SiNx layer is not continuous and there must 
be regions where crystalline AlN were grown directly on Si.  
Table 4.1 Summary of the growth conditions and observations of the interfacial 



















[65] TMAl 1 720 720 20 no 
[51] TMAl 1 1040 1100 200 continuous  
at 1.5-2 nm 
[50] TMAl 1 735 735 20 discontinuous 
at 1.5-2 nm  
TMAl 2 735 735 20 continuous 
at 2 nm 1100 20 
[54] TMAl 1 860 860 230 no 
TMAl 2 860 860 23 continuous 
at 2 nm 920 230 
TMAl 2 860 860 23 continuous 
at 25 nm 1010 230 
[61] NH
3
 1 1020 1100 150 continuous 





 2 980 980 40 discontinuous 




Figure 4.3 AlN 1120  zone axis HRTEM of AlN/Si interface with different locations of 





Figure 4.4 STEM EDX spectrum-image of the AlN/Si interface. (a) STEM image of the 
EDX scan line.  (b) EDX spectrum profile of N, Al and Si at the position marked as ‘1’ in 
(a). (c) Normalized elemental concentrations along the scan line reveal the inter-diffusion 




4.3.3 Effect of nitridation duration on TDD in GaN-on-Si 
From the previous section, we concluded that the amorphous SiNx layer is not continuous 
and there are regions where crystalline AlN were grown directly on Si. In this section, the 
effect of nitridation duration on the TDD in the GaN layer is discussed. GaN heteroepitaxy 
can be described by the model of mosaic crystals. The large lattice mismatch can cause a 
twist and tilt in the mosaic blocks [73]. The average absolute values of tilt and twist are 
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directly related to the full width at half maximum (FWHM) of GaN symmetric and skewed-
symmetric peaks. In Figure 4.5, the FWHM of GaN (0002) symmetric and skewed-
symmetric peak (1012)  are plotted against the duration of Si substrate NH3 nitridation. 
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Figure 4.5 Effect of nitridation duration on FWHM of rocking curve. A smaller FWHM 
indicates better crystal quality. 
 
It is seen that the optimal Si nitridation duration is from 5 to 15 s. According to Arslan et 
al. nitridation duration affects the lateral and vertical coherence length of the mosaic bloack 
in GaN films and with their nitridation condition, the optimal nitridation duration is 120 s 
[61]. We attribute the effect of nitridation duration on TDD to the fact that nitridation could 
change the extent of coverage of the observed discontinous amorphous SiNx. There is a 
possibility that the SiNx is acting as anti-surfactant to prohibit AlN nucleation so there is a 
epitaxial lateral overgrowth (ELOG) effect in the nitridation step [85]. When the nitridation 
time is short, a large part of the Si substrate surface is exposed to AlN nucleation and the 
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dislocation reduction of ELOG is not obvious. When the optimum coverage is achieved 
before AlN growth, the AlN buffer shows a superior crystal quality due to the ELOG effect. 
However, when the SiNx coverage gets beyond the optimal point, polycrystaline AlN 
nucleation on the SiNx layer becomes significant which increases the TDD. However, in 
order to proof the above hypothesis, more TEM study of the itnerface is necesarry. 
 
4.3.4 AlN/Si interfacial structure 
The selective area electron diffraction (SAED) pattern as shown in Figure 4.6 with a spot 
size of 60 nm reveals the epitaxial relationship of the AlN/Si heterostructure. From Figure 
4.6 (a), with ZA of [110]Si and [1120]AlN  and from Figure 4.6 (b) with ZA of [112]Si  and 
[1100]AlN . The following epitaxial relation can be established AlN Si(0001) (111)|| , 
AlN Si1100 112||     and AlN Si1120 110||    .  
A typical HRTEM image of the AlN/Si interface is shown in Figure 4.7 (a). This domain 
matching condition is observed in Figure 4.7 (a). On average, the regular periodic array of 
misfit dislocations (MDs) occurs at almost every five{1100}AlN  as described in 3.3.2. The 
AlN/Si interface becomes highly distorted due to the large, dense array of MDs.  
We have confirmed that our AlN layer is Al-polar by the KOH etch test as shown in Figure 
4.8. The Al-polar AlN layer on Si substrate produces a surface that consists of hexagonal 
surface pits after the KOH etch test whereas the surface of an N-polar AlN layer would 
consist hexagonal pyramids after the same test. As a result, only six of the Al-polar 
interfacial structures are possible in the case of our MOCVD grown AlN/Si as illustrated 
in Figure 3.1.  
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The diamond structure of the Si substrate is centrosymmetric having a 2-atom basis with 
atoms at (1 8)[111]  and (1 8)[111] . The 3C stacking sequence of Si (111) can be 
represented …AαBβCγAαBβCγ … as  capital letters correspond to the layers formed by 
Si atoms at (1 8)[111]  position and the Greek letters to the layers formed by Si atoms at 
(1 8)[111]  position. The surface morphological study in section 4.2.3 showed well aligned 
Si bilayer steps across the entire 200 mm Si substrate after H2 + Si2H6. It is also well known 
that Si (111) forms hydrogen terminated 1 × 1 reconstructed surface [102]. As a result, the 
topmost layer of Si substrates should be formed by Si atoms at (1 8)[111]  position of the 
basis. We ruled out cnis 3 to 6 in Figure 3.1 as the interfacial structure of AlN/Si because 
in those structures the first layer of Al atoms have 3 of their tetragonal bonding to Si atoms 
in the (1 8)[111]  positions of the basis. 
There are two possible stacking structures of AlN on Si substrate left as depicted in Figure 
4.9. Both of them have the first layer of Al-polar AlN consisting of one Si-N bond per Si 
atom on the Si substrate. The main difference is how the first Al-polar Al-N tetrahedron in 
2H-AlN stack with respect to the 3C-Si (111). The same problem has been addressed in 
the case of 2H-AlN/6H-SiC interface by Vermaut et al [29]. There are only two possible 
interfacial stacking sequence, one of them is the first layer of Al-N tetrahedron starting at 
the wurtzite position of the substrate [see Figure 4.9 (a)] and the other one is the first layer 
tetrahedron starting with the sphalerite position of the substrate [see Figure 4.9 (b)]. They 
have very different implication on the stacking sequence of the 2H-AlN epilayer. If cnids1 
(wurtzite) is the interfacial structure, the stacking sequence of the AlN layer would repeat 
the stacking sequence of topmost two layers of the Si substrate, i.e. ABC:BCBC (in Pirouz 
and Yang’s notation [103], that is T1T2T3: T2’T3T2’T3). The bold letters indicate the 
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stacking sequence of the Si (111) substrate. If cnids2 (sphalerite) is the interfacial structure, 
the first layer of Al-N tetrahedron would stack at the sphalerite position of the substrate 
and the subsequence layer would repeat the stacking sequence of the topmost layer of Si 
and bottommost layer of the AlN, i.e. ABC:ACAC (in Pirouz and Yang’s notation [103], 
that is T1 T2T3: T1 T2’ T1 T2’). 
The initial AlN/6H-SiC heterostructure stacking sequence follow cnids1 (wurtzite) i.e. AlN 
repeats that of the topmost two bilayers of the 6H-SiC substrate [29], [104]. This 
phenomenon was observed and verified in HRTEM analysis of the AlN/6H-SiC interfaces. 
However, this is not the case in our MOCVD grown AlN on Si. The schematic of the atomic 
arrangement and stacking sequence of the HRTEM shown Figure 4.7 (b) is based on the 
HRTEM image of our MOCVD grown AlN/Si interface without the amorphous SiNx layer 
in Figure 4.7 (a). Figure 4.7 (b) and (c) are derived based on the fact that center of the 
bright spots corresponds to Si dumbbells in the lower part of the image, and  in the upper 
part of the image center of the bright spots corresponds to Al in the Al-N as Al has a greater 
Z-contrast. We have scanned several locations in our MOCVD grown AlN/Si interface and 
found the interfacial model seems to be global. Another example is shown in Figure 4.10. 
This is to prove that the same interfacial structure exists across the entire wafer. 
In conclusion, our HRTEM analysis of the AlN/Si interface suggests that Dimitrakopulos’s 
cnid2 is the most likely interfacial structure of AlN/Si for AlN growing on Si with MOCVD, 
the first layer of Al-N tetrahedron would stack at the sphalerite position of the substrate 
and the subsequence layer would repeat the stacking sequence of the topmost layer of Si 




Figure 4.6 TEM SAED pattern of the AlN/Si interface (a) with ZA of [110]Si and [1120]AlN
(b) with ZA of [112]Si and [1100]AlN .  
 
 
Figure 4.7 HRTEM of the AlN/Si with ZA of [110]Si and [1120]AlN  (a) regions without any 
amorphous SiNx region. (b) Schematic of the atomic arrangement in the cross section. (c) 




Figure 4.8 SEM image of the surface morphology of 350 nm thick AlN on Si (111) 
substrate after 1800 s KOH etch at 80°C. This AlN film on Si is Al-polar. 
 
Figure 4.9 Interfacial structural models in the proposed cells of non-identical displacements 
(cnids) in AlN/Si [64]. (a) cnid1 in Dimitrakopulos’s notation. The growth can start at the 
wurtzite position in Vermaut’s notation or at (b) cnid2 in Dimitrakopulos’s notation. The 





Figure 4.10 HRTEM of the AlN/Si with ZA of [110]Si and [1120]AlN  (a) regions without 
any amorphous SiNx region. (b) Schematic of the atomic arrangement in the cross section. 
 
4.3.5 Overview 
In this section, we have observed that the amorphous SiNx layer is not continuous and there 
are regions where crystalline AlN were grown directly on Si in our samples. After 
comparing with samples grown with NH3 nitridation is less susceptible to the formation of 
amorphous SiNx compare to samples grown with TMAl treatment. The effect of nitridation 
duration on the TDD in the GaN layer is also discussed, the optimal nitridation time is 
about 10-15s in our growth condition. Finally, Dimitrakopulos’s cnid2 is determined to be 




4.4 Effect of carrier gas on the growth of AlN nucleation layer 
4.4.1 Introduction  
For growth of GaN, different carrier gases (H2, N2 or a mixture of H2+N2) remarkably 
influence the film morphology and structural properties. Wagner et al. revealed the 
increase of N2 content in the mixed H2+N2 gas, the lateral growth velocity of GaN is 
enhanced [53]. Hu et al. has found out that the dimension of AlN nucleation islands on 
sapphire can be controlled by adjusting H2/N2 carrier gas ratio [41]. In highly mismatched 
system such as AlN on silicon, growth usually starts with island (Volmer-Weber) growth 
mode [see Figure 4.1 (e) – (h)] and a tensile stress is introduced during AlN island 
coalescence. A tensile stress in the nucleation layer is going to adversely affect the growth 
of the subsequent transition layers and GaN layer (this will be discussed more in detail in 
section 4.6). We would like to investigate the effect of carrier gas on the growth mode, 
stress and crystal quality of the AlN nucleation layer since, for AlN on silicon, similar 
research on the carrier gas has rarely been reported.  
 
4.4.2 Experimental details 
The growth conditions used for different AlN/Si samples with either H2 or N2 carrier gas 
is summarized in Figure 4.11. Prior to the AlN growth, the Si (111) substrates were first 
annealed at 1050 °C for 600 s in H2 ambient followed by another 600 s in H2 + Si2H6 
ambient to form the single bilayer stepped surface morphology as shown in Figure 4.1 (c). 
A 10 s pre-flow of NH3 for nitridation at 980 °C was then performed prior to the LT-AlN 
growth in H2 [see Figure 4.12 (a)] for sample A and N2 carrier gas [see Figure 4.12 (b)] for 
sample B. The growth temperatures for the low temperature (LT) AlN nucleation layers 
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(30 nm), the high temperature (HT) AlN layers (240 nm) were 980, 1070 °C respectively 
as measured by in-situ optical pyrometry at 100 mbar. Two pieces of ~ 9 nm thick LT-AlN 
nucleation layers were grown, one in H2 [see Figure 4.12 (c) & (e)] for sample C, and 
another in N2 carrier gas [see Figure 4.12 (d) & (f)] for sample D with all other growth 
parameters kept fixed. Additionally, two pieces of ~ 120 nm thickness AlN layers with 30 
nm LT-AlN and 90 nm HT-AlN were grown, one in H2 [see Figure 4.12 (g)] for sample E 
and the another in N2 carrier gas [see Figure 4.12 (h)] for sample F to study the effect of 
different carrier gases. The thickness of the samples was measured and controlled by in 
situ reflectance measurement because the growth rates of AlN nucleation layer were 472 
nm/h under H2 and 344 nm/h under N2. 
 
Figure 4.11 Summary of the growth conditions used for different samples A, B, C, D, E, 
and F in the investigation of carrier gas effects on the AlN nucleation layers. The surface 




4.4.3 Effect of carrier gas on the growth mode, surface morphology and stress  
The NH3 nitridated Si surface in N2 carrier gas (sample B) exhibits larger pits and with 
higher density seen on the single bilayer stepped Si surface than the nitridated Si surface 
in H2 carrier gas (sample A). Furthermore, these pits in N2 carrier gas usually coexist with 
a neighboring island-like protrusions. After ~ 9 nm of LT-AlN growth, the surface of AlN 
layer under N2 (sample D) shows pits of similar size and density to sample B. We believe 
the pits on the nitridated Si substrates are associated with those pits on the AlN nucleation 
layer. The closed loop substrate step edges around substrate pits introduce stacking faults 
(SFs) in the subsequently grown AlN nucleation layers. Additionally, these pits can be 
eliminated by migration enhanced epitaxy (MEE) growth method which will be discussed 
in section 4.7.  
A step-flow growth mode is observed in sample D rather than island growth in sample C. 
The AlN nucleation under N2 carrier gas in sample D starts at the Si substrate single bilayer 
step edges along 110Si   which is parallel to (1100)AlN as shown in Figure 4.13 (a). Step 
bunching up to 30 bilayers are observed in the AlN growth fronts in sample F as shown in 
Figure 4.13 (b). From Figure 4.12 (f), there are three growth fronts in the AlN m-planes 
which are (1100)AlN , (1010)AlN  and (0110)AlN  respectively. At a thickness of 120 nm, 
sample F has about 3-4 times higher in the pits density compared to the sample E  (pits 
density ~ 8 × 108 cm-2) [see Figure 4.12 (g)]. Unlike sample E in which the surface 
morphology is independent from Si substrate surface morphology, sample F preserve the 
step bunched growth front in the AlN m-planes, especially along the substrate steps in the
(1100)AlN planes as shown in Figure 4.13 (c). 
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Generally, in the growth kinetics, adatoms favor the nucleation at the substrate step edges. 
When the diffusion length of an adatom is long compared to the width of the terrace width, 
a step-flow growth mode is normally achieved where the growth is seen by the advance of 
steps and no island is nucleated on the terraces [105]. We find in the conventional AlN 
nucleation layer grown on Si in H2, the growth mode is island nucleation on the terraces 
followed by island coalescence when AlN thickness increases. However, in the AlN 
nucleation layer on Si in N2, the growth mode is strictly step-flow. AlN nucleates at the 
substrate step edges and the growth is seen by the advances of steps in the m-planes of AlN 
which are (1100)AlN , (1010)AlN  and (0110)AlN . In section 4.3, we confirmed that the 
large lattice mismatch presented in AlN/Si heterostructures, which, together with the high 
sticking coefficient and low surface diffusivity of Al adatoms compared with Ga adatoms, 
lead to island nucleation at the Si (111) surface in H2. Apparently, the diffusion length of 
Al adatoms in N2 is greater compared to that in H2. A theoretical approach based on ab 
initio calculations which include gas-phase free energy showed that the diffusion length of 
Al adatoms is about two orders of magnitude higher in N-rich condition (in N2 carrier gas) 
compared to H-rich condition (in H2 carrier gas) [106]. In conclusion, a step-flow growth 
mode can be achieved in AlN in N2 carrier gas due to the enhanced surface diffusion length 
of Al adatoms. 
The AlN nucleation layers on Si are thin (<300 nm) and have high TDD density (> 5 × 109 
cm-3). HRXRD stress measurement based on the absolute lattice parameters is difficult due 
to the low intensity in the asymmetric peaks such as (1015)AlN  or (2024)AlN . Raman 
spectra are recorded at room temperature with a 488 nm excitation source to measure the 
AlN stress at a back-scattering geometry. Raman scattering spectroscopy is a useful method 
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to measure stress and strain in heteroepitaxial system. Here, we choose the E2 (high) peaks 
to calculate the stress in the AlN films since it is highly sensitive to biaxial strain. In AlN, 
A1 (TO), E1 (TO) and E2 (high) are close to each other in wave number in the range of 610 
to 670 cm-1. The Raman spectra of sample E and sample F are plotted in Figure 4.14, both 
sample E and F are under tensile strain since the unstrained E2-high peak is 657.4 cm-1 
[107]. Based on Equation 2.23 and Table 2.1, sample E and F have tensile stress of 0.53% 
and 0.47% in H2 and N2 carrier gases respectively.  
Two of the main sources of strain in AlN/Si heteroepitaxy stay constant regardless of AlN 
growth in different carrier gases – lattice and thermal mismatch. So the observed decrease 
of tensile stress in AlN in N2 has to originate from the fact that it was grown in step-flow 
growth mode where there is minimum island coalescence. Thus AlN in H2 shows an 
increase in tensile stress due to island coalescence. However, HRXRD AlN (0002) rocking 
curve reveals AlN in N2 have a broader FWHM compare to AlN in H2. What is more 
interesting is that the FWHM of AlN (0002) in N2 exhibit an azimuthal anisotropic 
broadening. This is related to the crystallographic tilt of AlN and Si and the stacking fault 
behavior of substrate steps. 
 
4.4.4 Overview 
We have shown that by switching (or mixing) H2 to N2, the growth mode change from 
island to step-flow and the tensile stress in AlN decreases due to changes in growth mode. 
The lateral growth rate is greatly enhanced due to the higher surface diffusion length of Al 




Figure 4.12 AFM scans of (a) & (b) Si(111) substrate after H2 + Si2H6 annealing followed 
by 10 s NH3 nitridation , (c) – (f)  ~9 nm thickness, (g) & (h) ~120 nm thick under H2 and 




Figure 4.13 (a) Schematic representation of the crystallographic orientation shown in (b) 
and (c). 3D plot of AFM scans of (b) sample D and (c) sample F. 
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Figure 4.14 Raman spectra of AlN samples with different carrier gases. Sample grown with 




4.5 The origin of crystallographic tilt in GaN-on-Silicon 
 
4.5.1 Introduction 
Si (111) substrates used for GaN heteroepitaxy usually possess either an intentional or 
unintentional miscut, which results in surface atomic-step structures on the substrate upon 
proper heat treatments prior to the growth of AlN nucleation and/or buffer layers. In the 
previous section 4.2.3, it was found that by annealing in H2 + Si2H6, Si (111) substrate 
formed bilayer vicinal steps according to its substrate miscut angle. In this light, the 
understanding of nucleation and growth of AlN on surface atomic-stepped Si substrate is 
of paramount importance and such steps are desired for growing high-quality GaN-on-Si 
heterostructures. Unfortunately, such fundamentals of AlN heteroepitaxy on vicinal Si 
have rarely been addressed in the literature. For example, the crystallographic tilt between 
the GaN epilayer and the Si substrate on which it is grown which is usually observed in 
HRXRD measurements is still not fully understood [72].  
 
4.5.2 Experimental details 
The substrates used in this work are 200 mm diameter boron doped p-Si (111) wafers with 
0.1°-0.3° unintentional miscut towards 〈112̅〉 direction. Prior to the AlN growth, the Si 
(111) substrates were first annealed at 1050 °C for 600 s in H2 ambient (70slm) followed 
by another 600 s in H2 + Si2H6 (0.6 mmol/min). A 10 s NH3 nitridation was then performed 
to the Si substrate before the LT-AlN nucleation layers growth. The growth temperatures 
for the LT-AlN (30 nm), HT-AlN layers (240 nm), the three step-graded AlxGa1-xN (880 
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nm), and the GaN layer (1.2 μm) were 980, 1070, 1050, and 1020 °C respectively. The 
entire growth process throughout all the stages was done in H2 ambient.  
 
4.5.3 Observation of AlN/Si and GaN/Si crystallographic tilt with XRD 
As shown in Figure 4.15 (a), HRXRD measurement (discussed in 2.4.1) revealed that the 
miscut of one Si (111) substrate (a sample different from one used in the previous AFM 
study) is α0(Si)  = 0.24° with the surface normal direction tilted towards Si 112  , while the 
tilt between AlN (0002) and Si (111) of the 270 nm thick AlN epilayer is α0(AlN)  = 0.26° 
towards AlN 1100  . This means the c-axis of AlN is almost aligned with the surface 
normal of the sample. As shown in Figure 4.15 (b) and (c), a complete GaN-on-Si sample 
with identical Si miscut of 0.25° also exhibits GaN (0002)/Si (111) tilt of 0.26° towards 
Si 112  . The result indicates that the GaN/Si tilt precisely follows that of AlN/Si, i.e., tilts 
of III-nitride epilayers/Si in the entire structure are determined by the AlN/Si 
heterostructure [72] and the c-axis of the III-nitride epilayers always tilts towards the 
surface normal. The theoretical AlN/Si tilt predicted by the Nagai’s model based on  one-
to-one Si(111)bilayer-AlN(0002)bilayer matching for a Si substrate with a miscut of 0.25° is 
about 0.05°, which is only 20% of the observed tilts. It is thus clear the Nagai tilt model, 
which is based on geometrical relationships between the different materials’ out-of-plane 
lattice constants, does not accurately account for the crystallographic tilt in the AlN/Si 
heterostructure. Rather, our XRD measurements clearly indicate that the tilt is associated 




Figure 4.15 Orientation tilts of (a) AlN (0002) and Si(111) and (b) GaN (0002) and Si(111) 
measured by HRXRD as a function of sample rotations. (c) Illustration for tilt measurement 
coordination in the Ga(Al)N(0002)/Si heterostructure. 
 
It is quite clear that the understanding of the crystallographic tilt in the huge lattice-
mismatched growth is fragmented due to the lack of detailed investigations on the initial 
surface morphology of Si (111) prior to the heteroepitaxy (see section 4.2.3) as well as on 
the initial growth mode of the AlN layer (see section 4.2.4) and the interfacial structure and 
stacking sequence mismatch between 2H-AlN and 3C-Si (111) (see section 4.3.4). In the 
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next section, we provide experimental evidences that the stacking sequence mismatch 
across the step edges of the Si (111) substrate can result in additional tilt in the nitride 
epilayers, which can help to explain the tilt in heteroepitaxy of GaN on nonisomorphic Si 
substrates. 
 
4.5.4 Stacking fault characteristic of substrate steps 
4.5.4.1 Theoretical analysis based on 3C-Si to 2H-AlN transition 
The epitaxial relationship in MOCVD AlN/Si heterostructure is AlN 0001 || Si 111    and
AlN 1 100 || Si 112    . Despite the small tilt between the AlN (0002) and Si (111), the 
tetrahedrally bonded materials in the (0001) planes of wurtzite AlN and (111) planes have 
closed-packed structure, thus interfacial steps defect behavior can be easily predicted. Here, 
we adopt a topological analysis developed in AlN/6H-SiC heterostructure by Vermaut et 
al. [29] and HCP to FCC transition by Hirth and Pond [108].  In terms of the stacking 
sequence mismatch, a substrate step can be characterized by two basic parameters if the 
out-of-plane lattice mismatch is ignored. They are the step height and the stacking sequence 
of the terminating layer. The two crystals grown across a substrate step edge can be related 
to each other by a displacement vector d. The displacement d of the epilayers can be 
reduced to either a symmetry operation of its structure without generating any extended 
defects or a stacking fault vector.  
We have briefly introduced BSFs and PSF in wurtzite III-nitride materials in section 2.2.4. 
The stacking fault characteristics of the Si steps in the AlN/Si heterointerface, also 
significantly depend on the interfacial structure of 2H-AlN/3C-Si. In section 4.3.4, our 
HRTEM analysis of the AlN/Si interface suggests Dimitrakopulos’s cnid2 is the most 
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likely interfacial structure of AlN/Si i.e. the first layer of Al-N tetrahedron would stack at 
the sphalerite position of the substrate and the subsequence layer would repeat the stacking 
sequence of the 2 layers at the interface of Si and AlN, i.e. ABC:ACAC as indicated by the 
underline. The first layer of Al-polar AlN consists of one Si-N bond per Si atom on the Si 
substrate. 
Based on the above analysis, it can be deduced that there are 3 distinct stacking 
configurations for the 2H-AlN/3C-Si heterostructure with bilayer-steps: Si 
substrate …ABCABC leading to ACAC AlN; Si substrate …ABCAB leading to CBCB 
AlN; and Si substrate…ABCA leading to BABA. A single bilayer Si step behaves as an I1 
type BSF i.e. with one violation of wurtzite stacking (see section 2.2.4.2) in AlN epilayer 
as shown in Figure 4.16. The displacement d that relates the two crystals grown across a 
single bilayer Si substrate step edge is 1 6 2023   which is the Burgers vector of an I1-type 
BSF. Similarly, five-bilayer Si substrate steps behave as I1 BSFs in wurtzite with Burgers 
vector of 1 6 2023  , two- or four-bilayer steps behave as I2 BSFs, with two violations  in 
wurtzite stacking and with Burgers vector of 1 3 1010  , three-bilayer steps behave as E 




Figure 4.16 Illustration of stacking fault characteristics of substrate steps of a 3C to 2H 
stacking transition in III-nitride on Si (111) substrate. 
 
4.5.4.2 TEM observation of SFs induced by substrate steps 
In order to confirm the I1 characteristic of the single bilayer Si steps, a TEM lamella (~ 40 
nm) was cut along the Si 112  direction by FIB. Typical HRTEM cross-section images 
with zone axis (ZA) of AlN 1120   recorded at the AlN/Si interface are shown in Figure 
4.17 (a) and (b). There is a highly distorted AlN region formed at 3-4 bilayers near the 
AlN/Si interface in Figure 4.17 (a). While it might appear to be a very thin amorphous SiNx 
interlayer, as discussed in section 4.3.2, this region can be resolved as a crystallographically 
abrupt region with appropriate adjustment of the focus condition. Thus the amorphous SiNx 
layer is not continuous and there must be regions where crystalline AlN were grown 
directly on Si, an example of which is shown in Figure 4.3. A bilayer Si step (0.31 nm) and 
a PSF between two AlN islands nucleated on adjacent terraces are identified in Figure 4.17 
(a). The d111 step height of the Si substrate observed in Figure 4.17 (a) is consistent with 
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the surface step morphology of Si substrate prior to AlN growth as measured by AFM in 
Figure 4.1. The stacking sequences of AlN islands across the single bilayer substrate step 
edge are different due to the I1 substrates step. A PSF orientated 60° to the lamina surface 
on either the  2 1 10  or  1210  planes is formed due to the coalescence of the two islands 
across the I1 substrate step since a pseudo-hexagon pattern is expected in the projection to 
 1120 plane in Drum’s atomic model for the PSF [28] as discussed in section 2.2.4.3. A 
single I1 BSF changes the stacking sequence of the AlN island on the higher terrace 
from …CBCB… to …ABAB…, (see Figure 4.16, type I1 step) which is identical to the 
adjacent AlN island on the lower terrace. Thus a PSF is observed to be folded into an I1 
BSF on the left side during island coalescence. It was also discovered that PSFs can be 
terminated by a partial dislocation [29]. In Figure 4.17 (c), the 2200 filtered image reveals 
a missing half plane due to a dislocation. Likewise, the 0002 filtered image shown in Figure 
4.17 (d) reveals a vertical lattice displacement around the same dislocation. Therefore, the 
partial dislocation has a Burgers vector of 1 2 1011  . This partial dislocation is located at 




Figure 4.17 HRTEM of AlN/Si interface with (a) type I1 Si single bilayer step (the white 
line indicates the actual interface), (b) PSF terminated with partial dislocation with Burgers 
vector of1 2 1011  . (c) and (d) shows the 2200 and 0002 filtered images that obtained 
from fast Fourier transformation of box region in (b) respectively.  
 
4.5.5 Modified Nagai model 
Here, we propose a simple growth model to explain the generation of tilt caused by the Si 
substrate I1 steps. From the AFM observation, AlN exhibits island nucleation at the initial 
stage of the growth shown in Figure 4.1 (e). On the Si substrate terrace, islands may have 
slight deviation in the c-axis orientation which could produce localized tilt [73]. Upon 
complete coalescence on the same substrate terrace, these localized tilts would result in 
increments in screw component of the threading dislocation density but not a net tilt of the 
epilayer. However, the mismatch in stacking sequence has to be considered in the case of 
the coalescence of two AlN islands across the substrate step. In terms of the growth of 2H-
wurtzite structure on 3C-diamond cubic substrate, as discussed in 4.5.4.1, one- or five-
bilayer substrate steps behave as I1 BSFs in wurtzite with Burgers vector of 1 6 2023  , 
two- or four-bilayer steps behave as I2 BSFs in wurtzite with Burgers vector of 1 3 1010  , 
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three-bilayer steps behave as E type BSFs and six-bilayer steps would not generate any 
stacking mismatch. The coalescence of two AlN islands across Si substrate steps can lead 
to a tilt of the epilayer planes if the substrate steps result in BSF or PSF with non-zero out-
of-plane Burgers vectors. PSFs or SMBs would be generated during island coalescence 
across an I1 steps, which can be folded back and forth with I1 BSFs or terminated by a 
partial dislocation as observed in Figure 4.17 (b-d). Here, we conclude that the out-of-plane 
Burgers vectors that are associated with the coalescence across I1 and E type substrate steps 
result in the additional crystallographic tilts in the GaN-on-Silicon heteroepitaxy system. 
The tilt formulation can thus be modified from the original Nagai model based on the 
distribution of vicinal substrate steps with step-related stacking fault characteristics.  The 
new expression is 
 











where n is the fraction of steps having a stacking mismatch with out-of-plane edge Burgers 
vector b . For an out-of-plane tensile epilayer i.e. cE < cS, the steps would have the same 
sense subtraction of additional half planes, and thus would generate a negative tilt, 
according to the original Nagai model. In this work, the annealing under a mixture of Si2H6 
+ H2 ensures an uniform distribution of Si bilayer steps across the entire 200 mm diameter 
wafer as shown in Figure 4.1 (c), and our modified Nagai model reduces to 0 0
E S   since 
all Si (111) single bilayer steps are I1 type steps associated with out-of-plane Burgers vector 
of 1 2(0001) , which has a magnitude equal to 
Ec (the Burgers vector of I1 type steps is
1 6 2023 with an out-of-plane component is 1 2 0001  ). To verify our model, we have 
measured a series of GaN/3-step-graded AlGaN/AlN/Si and AlN/Si samples grown on Si 
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substrates with different miscut angles. The results are summarized in Figure 4.18 together 
with some of those reported in the literature. In all our samples, good agreement is found 
between the prediction by the modified Nagai model and the experimental data. 
Furthermore, this is most likely to be the upper limit to the AlN/Si tilt angle since every 
substrate step gives rise to a single 1 2 AlNc   displacement. If the Si-step heights are 
randomly distributed, then on average 1 2 of the steps would generate 1 2 AlNc out-of-plane 
displacement (blue dashed line in Figure 4.18). When the growth of GaN-on-Si is carried 
out on a substrate that does not undergo the H2+Si2H6 annealing step [i.e., the Si substrate 
has a surface morphology similar to that shown in Figure 4.1 (b)], the AlN/Si tilt is 0.15° 
which is significantly smaller than that of the GaN-on-Si sample (0.24°) with similar Si 
miscut (0.26°) that was subjected to Si2H6 annealing. Moreover, the triple axis HRXRD 
full-width at half-maximum (FWHM) of (0002)GaN and (10 12)GaN  peaks increase from 
520” to 550” and 720” to 870” respectively when we omit the Si2H6 annealing step. This 
result confirms that the surface atomic-step distribution of the substrate is strongly 
correlated with the TDD and the epilayer tilt. 
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In summary, the epitaxial tilt effect in wurtzite GaN layers with AlN buffers on Si (111) 
substrates has been analyzed by considering both the out-of-plane lattice mismatch and the 
stacking fault characteristics of the substrate steps. The additional tilts are attributed to the 
generation of PSFs or SMBs which fold back and forth with I1 BSFs upon island 
coalescence at the substrate steps. The modified Nagai model, based on substrate step 
stacking fault characteristics, is able to make accurate predictions on the tilt of 
heteroepitaxial III-nitride on Si substrate. This indicates that the step configuration of the 
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Si substrate plays an important role in the crystal quality of III-Nitride layers and devices 
grown by MOCVD. 
 
4.6 Strain engineering 
4.6.1 Introduction  
 
In this thesis, step graded AlGaN layers is employed as in situ strain compensation buffers. 
The compressive stress in AlGaN layers will cause a convex wafer bow during the high 
temperature growth and will compensate the concave wafer bow which will occur during 
cooling to room temperature [10].  
 
4.6.2 Experimental details 
The growth of GaN-on-Si samples are under the same conditions as described in section 
4.5.2. In section 4.6.4, a new susceptor design in which the wafer is suspended by 12 
protrusions (400 μm in height and radially separated by 30°) around the edge of the pocket 
is illustrated in Figure 4.21 (b) is used. In section 4.6.5, the Al0.2Ga0.8N thickness is varied. 
In section 4.6.6, a SiNx masking layer is introduced by introducing doping Si2H6 and NH3 
in the GaN layer. Real-time curvature, reflectance and true surface temperature 
measurements by Epicurve®TT sensor of a standard 200 mm MOCVD GaN run on 725 
μm thickness Si substrate with 3 step graded AlGaN strain compensation buffer are shown 




4.6.3 Stress evolution with step graded AlGaN strain compensation buffer 
In situ curvature monitoring is the essential characterization tool in the growth of GaN on 
large diameter Si substrates. From Figure 4.19, it is clearly seen the effects of the strain 
compensating layer. The starting 200 mm Si substrate has a curvature of - 26 km-1 i.e. 
convex at 400 °C. During the reactor ramping up to the annealing in H2 and H2 + Si2H6 at 
1030 °C, the center of the 200 mm Si (111) substrate have a temperature 10 - 20°C higher 
compare to that at the edge of the wafer and the bottom of the wafer is always higher in 
temperature than the top surface. This in-plane and out-of-plane temperature non-
uniformity causes the substrate to have an increasing concaveness during the ramping up 
period. When temperature reaches the annealing temperature, the curvature is mostly 
constant. There are exceptions that a large radial temperature non-uniformity (>30 °C) will 
cause the curvature to change during this annealing period. This is going to cause plastic 
deformation which is manifested as slip lines on the Si substrate. We will discuss its 
consequences in section 4.8.3. When the in situ Si single bilayer step recovery is completed 
(this was discussed in section 4.2.3). The reactor is cooled down to 980 °C for 10 s NH3 
nitridation and LT-AlN growth (this was discussed in 4.3.3). The temperature is then 
ramped up to 1080 °C for the growth of HT-AlN layer. Si (111) substrate occurs via 
matching of four (220)Si  planes with five (2110)AlN  planes to reduce the 19% tensile 
strain to less than 1% residual strain in the first monolayer of the epitaxy (this was discussed 
in section 4.3.4). Due to this 1% residual tensile strain, the deposition of HT-AlN layer 
causes a small increase in curvature by 10 km-1 (i.e. more concave). Despite the long growth 
duration (2000 s), the thickness of the HT-AlN is only 240 nm due to the slow growth rate 
of AlN.   
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When the growth of first layer of the 3 step graded AlGaN strain compensation buffer starts, 
usually this layer has an Al-content around 80% depending on the growth temperature and 
curvature change during the growth. The alloy composition of AlxGa1-xN was determined 
by ex situ HRXRD (discussed in section 2.4). Al0.8G0.2N which is partially pseudomorphic 
(compressively strained) on the AlN initiates the convex bow of the entire 200 mm sample. 
The subsequently grown Al0.5G0.5N, Al0.2G0.8N and GaN layer are all under compressive 
strain and the wafer goes to convex bow until cooling from the GaN growth temperature 
at 1200 °C to room temperature in which a concave curvature change is observed. The 
change in curvature in different layers are summarized in Table 4.2. 𝜅 is the curvature and 
positive curvature indicates convex bow. 
𝛥𝜅
ℎ𝑓
 represents the change in curvature per unit 




proportional to the change in strain in the whole heteroepitaxy system.  Al0.2Ga0.8N layer 
exhibits the largest 
𝛥𝜅
ℎ𝑓
 value of the entire growth process. There are two main factors 
contribute to the largest change in curvature per unit thickness. 
First, as discussed earlier in this section, the amount of the compressive strain that a strain 
compensation layer can introduce is related to its crystal quality. If the TDD of the 
deposited layer is high, dislocation bending [83], which cause strain relaxation or introduce 
additional tensile strain due to island coalescence, could counteract the compressive strain 
significantly. At the Al0.8Ga0.2N and Al0.5Ga0.5N layers, as the total film thickness is thin, 
a high TDD density is expected. So dislocation bending across the Al0.8Ga0.2N/HT-AlN 
and Al0.5Ga0.5N /Al0.8Ga0.2N interfaces reduce the amount of compressive strain. At the 
Al0.2Ga0.8N /Al0.5Ga0.5N interface, the TDD density is lower compared to the previous two 
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interfaces. Another reason why Al0.2Ga0.8N introduces more compressive strain per unit 
thickness is the large (30%) Al compositional change cause a large compressive lattice 
mismatch of -0.75%. As shown in Figure 4.20, ex situ bow mapping of a starting Si (111) 
substrate is +12.6 μm convex bow and after the growth of a after the growth of a standard 
GaN/3 step graded AlGaN/AlN/200 mm Si, the bow is -21 μm concave which is 
sufficiently small for GaN-on-Si integration purpose as discussed in 1.2.3.  
Another interesting observation is that there is always a small tensile strain component 
after the transition to the next layer epilayer. This is indicated by the upward curve within 
the dashed circles in Figure 4.19. We believe this is caused by the strain relaxation due to 
dislocation bending at the interfaces. And this will be further discussed in the TEM analysis 




Figure 4.19 In situ true surface temperature, reflectance at 405 nm and 950 nm, and 






Figure 4.20 Ex situ bow measurement of (a) starting 200 mm Si (111) substrate (convex) 
(b) after the growth of a standard GaN/3 step graded AlGaN/AlN/200 mm Si (concave). 
The unit of bow is μm. 
 
Table 4.2 Summary of layer thickness and curvature change for a standard GaN/3 step 
graded AlGaN/AlN/200 mm Si substrate. 
material h𝑓 (nm) 𝛥𝜅 (km
-1) 𝛥𝜅
ℎ𝑓
(km-1nm-1) 𝛥𝑎 (%) 
Ramping up - +26 - - 
annealing - 0 - - 
LT-AlN 30 +1.7 +0.057 +19% 
HT-AlN 240 +10 +0.042 0 
Al0.8Ga0.2N 245 -11 -0.045 -0.51% 
Al0.5Ga0.5N 250 -12 -0.048 -0.76% 
Al0.2Ga0.8N 300 -34 -0.11 -0.75% 
GaN 1200 -65 -0.054 -0.50% 





4.6.4 Shaped susceptor 
The change in thermal conduction as the wafer bows during the growth induces in-plane 
temperature non-uniformity. As illustrated in Figure 4.21 (a), conventionally, the growth 
of a 200 mm diameter GaN-on-Si at 725 μm substrate thickness was performed with flat 
pocket SiC-coated graphite susceptors. The wafer is in full contact with the susceptor 
during loading. However, during temperature ramping up, annealing, the growth of LT- 
and HT-AlN, the wafer is going to generate a concave bow in which the edge of the wafer 
is suspended. This is going to cause difficulty in temperature uniformity control because 
there is an additional thermal conduction path to the center of the wafer. The situation is 
revered when the growth of step-graded AlGaN buffers and GaN in which the wafer is 
going to have a convex bow. The edge of the wafer is usually higher in temperature because 
there is thermal conduction between wafer and susceptor at the wafer edge. The thermal 
conduction is constantly changing the entire growth run. 
 
Figure 4.21. Illustration of the wafer bow change and its conduction with different 




4.6.4.1 Effect of shaped susceptors on strain engineering  
A new susceptor design in which the wafer is suspended by 12 protrusions (400 μm in 
height and radially separated by 30°) around the edge of the pocket is illustrated in Figure 
4.21 (b). This modified design ensures that during the entire growth run, the wafer is not 
in contact with the susceptor except at the 12 protrusions. As a result, the wafer is isolated 
in terms of conductive thermal heating and at the same time, the increased gap between the 
wafer and susceptor minimize the change in thermal convection during the growth run as 
well since the fractional change in gap between wafer and susceptor is smaller. Figure 4.22 
gives the comparison of the curvature change during two GaN-on-Si growth runs with 
different susceptor design. Clearly, with the use of shaped susceptor, it is much easier to 
create a greater amount of compressive strain in the Al0.2Ga0.8N buffer layer and GaN layer. 
The ex situ bow measurement is shown in Figure 4.23. The 200mm GaN-on-Si wafer has 
a concave bow of 150 μm with a flat susceptor and the wafer has a convex bow of 56 μm 
with a shaped susceptor. In conclusion, shaped susceptor is able to decouple the change in 
thermal conduction as the curvature of the wafer changes during the growth run. As a result, 
maintaining a uniform temperature (ΔTradial < 20 °C) across a 200 mm wafer is possible. 
At the same time, more compressive strain is observed in the Al0.2Ga0.8N buffer with the 
use of a shaped susceptor. 
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Figure 4.22 Curvature change of during two GaN-on-Si runs with different susceptor 
designs. 
 
Figure 4.23 Ex situ bow measurement of a standard GaN/3 step graded AlGaN/AlN/200 
mm Si (111) substrate with 725 μm substrate thickness (a) with a flat susceptor (b) with 




4.6.5 Control wafer bow with AlGaN buffer thickness 
As discussed in section 1.2.3, the automated processing facilities developed for Si VSLI 
generally require the wafer bow of 725 μm thick 200 mm Si to be less than 50 μm. In this 
section, we are going to introduce the bow control method that we have employed to meet 
this stringent bow requirement. Unlike traditional cubic semiconductors, the wurtzite 
structure of the group-III nitrides have unusual slip systems for in-plane strain relaxation 
[73]. The MDs with mixed-type Burgers vector b = a + c can glide on the {1122}  planes. 
This secondary slip system is found to be the main slip system in compressive (AlGaN/AlN 
[80]) and tensile (InGaN/GaN [81]) heterostructure in III-nitride. However, complete 
relaxation of nitride epilayers by glide in the secondary slip system is often kinetically 
inhibited [82]. Cantu et al. discovered that the TDD present in AlGaN/AlN heterostructures 
enable a novel dislocation bending mechanism that acts to relax strain rather than 
generating interfacial misfit dislocation [79]. The dislocation bending relaxation 
mechanism ensures that the compressive strain from the heteroepitaxial interface can be 
maintained up to hundreds of nanometer even microns in GaN/AlGaN heterostructure if 
the TDD is low (< 1010 cm-3). In section 4.6.3 and 4.6.4, we have learnt that, on a shaped 
susceptor, 3-step graded AlGaN strain compensation buffers can introduce continuous 
compressive strain with the last layer - Al0.2Ga0.8N to be the most effective in terms of the 
amount of compressive strain per unit thickness. So the first method we employed to adjust 
the final bow of the 200 mm Si wafer is to adjust the thickness of Al0.2Ga0.8N layer to 
control the amount of compressive strain introduced by this layer. Figure 4.24 is the plot 
of ex situ bow of standard GaN/3 step graded AlGaN/AlN/200 mm Si (111) substrate with 
725 μm thick substrate with different Al0.2Ga0.8N thickness. Clearly, the thicker the 
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Al0.2Ga0.8N layer, the more is the compressive strain built up in that layer. With a thickness 
of 310 nm, the final bow is almost flat having a concave bow about 7 μm. However, it has 
to be reminded that these bow-free wafers were grown by a strain compensation buffer 
technique and that did not mean it is strain-free within individual layers. The 200 mm wafer 
is in a metastable strain state which is very sensitive to mechanical and thermal shock, 
especially in the case of 200 mm diameter 725 μm thick Si substrates (this will be discussed 
in detail in section 4.8).  
While controlling the final wafer bow with the thickness of Al0.2Ga0.8N layer, we also 
noticed the crystal quality of the final GaN layers changes as well. As illustrated in Figure 
4.25, as the thickness of Al0.2Ga0.8N layer increases, the FWHM of (0002)GaN  peak 
increases and the FWHM of (1012)GaN  decreases. Here, we adopt the formula proposed 
by Kaganer et al. to estimate the dislocation density from HRXRD FWHM of the ω-scan 
[109]. This trend can be interpreted as a reduction of the total TDD with increase in the 
layer thickness increases. The screw component of the TDD increases slightly as the edge 
component of the TDD decreases with increase in layer thickness. 
In conclusion, thicker AlGaN buffer layers introduce more compressive stress. The 
optimized Al0.2Ga0.8N layer thickness also depends on the final GaN layer thickness 

































Figure 4.24 Ex situ bow of standard GaN/3 step graded AlGaN/AlN/200 mm Si (111) 
substrate with 725 μm thick substrate with different Al0.2Ga0.8N thickness. 















































Figure 4.25 FWHM of HRXRD ω-scan of standard GaN/3 step graded AlGaN/AlN/200 





4.6.6 Strain decoupling with SiNx in situ masking  
 
In this section, we emphasize an alternative application of SiNx in situ masking – 
decoupling the strain from the masked GaN layer. It is reasonable to assume that the 
regrown GaN area inherits the strain from the un-masked GaN in the template whereas the 
GaN resulting from the lateral growth over the masked area is strain-free. Since GaN 
regrowth over SiNx mask only takes place at a fraction of masked GaN area and the area 




 (curvature change per unit film thickness) of GaN from Table 4.2 can be 
adjusted by the growth duration of SiNx mask. Four standard GaN/3 step graded 
AlGaN/AlN/200 mm Si (111) substrate with 725 μm thick substrate are grown with 
different SiNx duration. Since the introduction of SiNx interlayer would make the GaN 
layer less compressive during growth, we choose the thickness of Al0.2Ga0.8N to be fixed 
at 350 nm, so that a final convex bow without SiNx interlayer would be around +40μm 
convex. The SiNx layer is inserted after 80 nm of GaN growth on Al0.2Ga0.8N layer. The in 
situ curvature change is plotted in Figure 4.26 and the key parameters are summarized in 
Table 4.3.  




of -0.047 km-1nm-1. This 
𝛥𝜅
ℎ𝑓
 value is approximately equals to another sample that was 
grown without SiNx interlayer in Table 4.2. As the SiNx duration increases, magnitude of  
𝛥𝜅
ℎ𝑓
 decreases since there is an increase fraction of regrown GaN that is decoupled from the 
compressive strain resulting from the Al0.2Ga0.8N layer. When the coverage of SiNx is high 
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(duration of SiNx = 60 s), the coalescence thickness of GaN is approximately 660 nm. The 
regrown GaN layer is almost fully decoupled from the compressive strain resulting from 
Al0.2Ga0.8N layer. 𝛥𝜅 of this sample (+100 km-1) at cooling down is about 154% of 𝛥𝜅 (+65 
km-1) of the rest of samples. This is because its GaN thickness is 150% of the rest of sample. 
𝛥𝜅  at cooling is approximately proportional GaN thickness. From the ex situ bow 
measurement, the final wafer bow becomes more concave when the duration of SiNx 
increases and the wafer is almost bow-free at 10 s SiNx duration.  






















































Figure 4.26 Curvature change of during four GaN-on-Si runs with different SiNx in situ 
masking duration. 
 
In conclusion, a longer SiNx growth duration decouples the compressive strain of the 
Al0.2Ga0.8N layer from the GaN layer. Additional tensile strain can be introduced by 
growing a thicker GaN layer. So the application of SiNx in situ masking in strain 
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engineering is to introduce less compressive or even introduce more tensile strain during 
cooling down. 
Table 4.3 Summary of four GaN/3 step graded AlGaN/AlN/200 mm Si substrate with 
different SiNx duration. 
SiNx duration (s) 0 10 15 60 
GaN coalescence thickness 
(nm) 
0 150 190 660 
𝜟𝜿
𝐡𝒇
 of GaN (km-1nm-1) -0.047 -0.013 -0.010 0 








HRXRD ω-scan FWHM 
GaN(0002) (”) 
529 515 507 430 
HRXRD ω-scan FWHM 
GaN(10-12) (”) 
711 622 613 512 
 
 
4.6.6.1 SiNx interlayer as dislocation reduction method 
Another benefit employing SiNx interlayer as a strain engineering method is its dislocation 
reduction ability. As discussed earlier, SiNx interlayer causes TD bending and promotes 
TD annihilation. Comparison of the two strain engineering methods in terms of HRXRD 
(0002)GaN and (1012)GaN   ω-scan FWHM and final wafer bow is summarized in Figure 
4.27. FWHM of both (0002)GaN and (1012)GaN   peaks decrease monotonically with 
increasing SiNx duration as illustrated in in Figure 4.27(b). Both screw and edge component 
of the TD are reduced by SiNx masking. In practice, we combine this two method together 
to produce a bow-free wafer with minimum TDD. For a given device structure, the first 
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optimization is to adjust thickness of Al0.2Ga0.8N layer to produce a convex-bowed (bow = 
+50μm) 200mm wafer. SiNx masking is then introduced with optimized growth duration 
on the optimized Al0.2Ga0.8N thickness to reduce the bow to almost 0 µm and at the same 





























































































Figure 4.27 Comparison of HRXRD ω-scan FWHM of standard GaN/3 step graded 
AlGaN/AlN/200 mm Si (111) substrate with 725 μm thick substrate with different strain 
engineering methods (a) thickness of Al0.2Ga0.8N layer, (b) SiNx growth duration. (a) and 
(b) share the same y scale for both FWHM and bow and the points marked by arrow 
illustrate identical data shared by both (a) and (b) (350 nm Al0.2Ga0.8N without SiNx 
interlayer). 
 
4.6.7 Overview  
In section 4.6, we have introduced the principle of strain compensation method in GaN-
on-Si heteroepitaxy. The basic idea is to introduce compressive strain during epitaxial 
growth by employing the in-plane lattice mismatch in the AlGaN material system to 
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compensate for the large tensile strain due to thermal mismatch generated during cooling 
from growth temperature to room temperature. The stress evolution of step-graded AlGaN 
is discussed in detail based on the basic strain engineering principle. We have demonstrated 
that the difficulty in strain engineering on a 725μm thick 200 mm diameter Si wafer can be 
solved by employing a shaped susceptor that decouples the change in thermal condition 
from wafer curvature change. After changing the susceptor from a flat one to a shaped one, 
Al0.2Ga0.8N layer thickness and SiNx in situ masking can be applied to fine-tune the final 
bow of the GaN-on-Si wafers. Usually, a more convex wafer is produced from an increase 
in Al0.2Ga0.8N layer thickness and TDD, in general, improves as well. However, the 
composition of screw and edge TD changes with Al0.2Ga0.8N layer thickness. In the case 
of SiNx in situ masking, it decouples the compressive strain from the Al0.2Ga0.8N layer, so 
the GaN layer is less compressive. TDD monotonically improves with the coverage of SiNx. 
In practice, these two methods are combined to produce a bow-free wafer with minimum 
TDD on 725 μm thick 200 mm diameter Si wafers. 
 
4.7 Dislocation reduction with MEE AlN layer 
4.7.1 Introduction 
In this section, the effect of the AlN buffer layer surface morphology on the TDD and the 
stress evolution in GaN epilayers deposited by MOCVD on 200 mm Si (111) substrates is 
investigated. The MEE AlN buffer layers was grown using alternately pulsed flows of the 
group III and V precursors. The enhanced lateral growth rate in migration-enhanced AlN 
(ME-AlN) improved the extent of coalescence of the films and eliminated the high density 
of surface pits in the AlN buffer layer. In situ curvature measurements and post-growth 
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AFM measurements of TDD revealed that strain relaxation during GaN growth is 
correlated with TDD of edge component (pure edge + mixed threading dislocations). GaN 
epilayers grown on optimized ME-AlN exhibited a significant reduction in TDD compared 
to GaN epilayers grown on a conventional continuously-grown AlN. This indicates that 
ME-AlN can be one of the many buffer engineering strategies to reduce dislocation 
densities and control strain, thereby improving GaN film crystal quality.  
 
4.7.2 Experimental details 
The epitaxial growth of the GaN-on-Si wafers were performed in AIXTRON CRIUS® 
Close-Coupled-Showerhead (CCS) MOCVD reactor on 725 μm thick 200 mm diameter Si 
substrates. Prior to the LT-AlN growth, the Si (111) substrate was annealed in H2 ambient 
for 600 s at 1050°C and followed by H2+Si2H6 annealing for another 600 s at the same 
temperature. Then, a 25 nm low-temperature AlN nucleation layer was grown at 995°C 
with both group-III, and group-V precursors flowed simultaneously with a V/III ratio of 
250. The temperature was increased to 1080 °C for HT-AlN buffer growth with continuous 
AlN growth during the temperature ramping (15 nm of AlN deposition took place). For a 
conventional HT-AlN buffer, the group III and group V precursors were injected 
simultaneously whereas for HT-AlN buffer by MEE, alternately pulsed group-III and -V 
precursor flows were adopted. As illustrated in Figure 4.28, in MEE, NH3 (group V 
precursor) is turned on while TMAl (group III precursor) is turned off. For simplicity, tNH3 
is set to be equal to tTMAl. Therefore, in one MEE cycle, NH3 and TMAl are separately 




Figure 4.28 Comparison of NH3 and TMAl flow in MEE and conventional epitaxy. 
 
4.7.3 Surface morphology of conventional and ME-AlN 
 
First, 135, 220 and 350nm thick HT-AlN buffer layers using the conventional continuous 
flow epitaxy method was grown. Each sample was grown on top of 25 nm of the LT-AlN 
and 15 nm of the AlN grown during temperature transition from LT to HT to give a total 
thickness of AlN of 175, 260 and 390 nm. All exhibited 3 dimensional (3D) island growth 
mode as shown in the Figure 4.29. The large densities (~109 cm-2) of hexagonal pits 
(~50 nm diameter) were observed on the HT-AlN surfaces due to incomplete coalescence 
of the AlN mosaic islands. As illustrated in Figure 4.30, the density of the pits increases 
with HT-AlN thickness from 5 × 108 cm-2 and saturates at 2 - 3 × 109 cm-2. The average pit 
size decreased gradually from 65 nm to 53 nm when the thickness of the conventional HT-
AlN buffer increases from 135 nm to 350 nm. As for the surface roughness over a 25 μm2 
area, AFM RMS of the 350 nm thick conventional HT-AlN layer is 2.4 nm which is higher 
compared to the 135 nm and 220 nm samples (RMS ~1.0 nm). Here, we conclude that the 
pits in a conventional HT-AlN layer cannot be eliminated or reduced by increasing the 




In contrast, the 220 nm thick ME-AlN consisting of 25 nm of LT-AlN grown by 
conventional growth method, a 15 nm of AlN grow during temperature transition from LT 
to HT by conventional growth method and a 180 nm HT-AlN grown with MEE method 
with tNH3 = tTMAl = 6 s) underwent complete coalescence. The step-flow growth mode for 
the same film thickness to results in a pit-free surface as illustrated in Figure 4.31 in 
comparison to sample with the same HT-AlN thickness grown by conventional method as 
shown in Figure 4.29 (b). The AFM RMS value of 220 nm ME-AlN over an area of 25 
μm2 is 0.35 nm in comparison to RMS value of 1.0 nm in the conventional AlN with the 
same thickness. We believe the transition to step-flow-like growth mode in ME-AlN is due 
to the enhancement in Al adatoms mobility. 
 
Figure 4.29  AFM scans of conventional HT-AlN, (a) 135 nm (b) 220 nm (c) 350nm. The 





















































Figure 4.30 Comparison of pits density and average pits diameters with different 
conventional HT-AlN thickness. 
 
 




4.7.4 Effect of MEE AlN on dislocation and stress in GaN-on-Si 
A GaN-on-Si with three-step graded AlGaN buffer layers (800 nm total thickness) were 
grown on a 200 mm Si (111) substrate with ME-AlN layer which has a pulse period of tNH3 
= tTMAl = 6 s)  for comparison with the GaN-on-Si grown with conventional AlN buffer of 
the same thickness. For simplicity, the GaN-on-Si with the conventional AlN buffer is 
designated as sample A and the GaN-on-Si with the ME-AlN buffer is designated as sample 
B. The growth rate of the ME-AlN layers in terms of nm/h is slightly more than half of the 
growth rate of the conventional AlN layers. The small discrepancy may be due to the 
elimination of parasitic gas phase reaction between TMAl and NH3 in the MEE process. 
In TEM, the effect of a dislocation on the image depends on its Burgers vector b. The 
electron intensities vary with g b . Thus, diffraction conditions for which 0g b   will 
not lead to contrast in the image [110]. In section 2.2.4.1, we have briefly introduced the 
Burgers vectors of different types of dislocations in III-nitrides. If the Burgers vector b of 
a particular dislocation type is perpendicular to the TEM diffraction vector g, these 
dislocations could not any contrast under two-beam condition with diffraction vector g. 
Since 0g b  , the screw dislocations and mixed dislocations of which have Burgers 




mixedb a c     are in contrast in Figure 4.32 
with (0002)g   two-beam diffraction condition. However, since the pure screw 
dislocation are rare compared to mixed dislocations [73], the dislocations observed in 
Figure 4.32 can be regarded as all mixed dislocations. The edge and mixed dislocations of 








mixedb a c      are in 
contrast in Figure 4.33 with (1210)g   two-beam diffraction condition. All TDs in GaN-
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on-Si are revealed in Figure 4.33, since pure screw dislocation with Burgers vector 
0001screwb c    are rare.  
The TDDs and average bending angles of mixed TDs which are derived from Figure 4.32 
whereas the TDDs of pure edge TDs is the TDD difference from Figure 4.32 and Figure 
4.33 are summarized in Table 4.4. The TDDs of different layers are calculated from the 
square of line densities as illustrated in Figure 4.34. Figure 4.34 is derived from Figure 
4.32  (b). The average bending angle is measured with respect to the TDs in the bottom 
layer as shown in Figure 4.34, so there are no average bending angles in the AlN layer. 
Since it is numerically impossible to isolate the bending angle of pure edge and mixed TDs, 
the average bending angles of all TDs is derived based on Figure 4.33 alone. 
Both samples A and sample B are grown with the same 40 nm LT-AlN buffer. The TD 
bending angle is measured with respect to the c-axis of the GaN layer. The conventional 
AlN and the ME-AlN buffer have almost identical edge and mixed TDD. This agrees well 
with our HRXRD measurement of ω-scan FWHM of (0002)AlN  and (1015)AlN  peaks 
of both conventional AlN and ME-AlN buffer. They give result of sample A and B of 2100-
2300” and 3200-3400” respectively. The difference between the conventional AlN and the 
ME-AlN buffer starts when Al0.8Ga0.2N layers are grown on top of them. There are lots of 
surface pits in the conventional AlN whereas it is smooth on a ME-AlN buffer. Although 
both TDD of mixed and edge TDs are similar, the average bending angle of both mixed 
and total TDs in the Al0.8Ga0.2N layer in sample B is about double of that in sample A. In 
the Al0.5Ga0.5N layers, both TDDs of mixed and edge TDs are reduced in sample B, and 
the average bending angles of both mixed and total TDs on the ME-AlN buffer is about 3 
to 4 times of those in sample A. We believe the lower TDD in Al0.5Ga0.5N layer in sample 
112 
 
B is associated with the fact that there are more bending of TDs from 
Al0.5Ga0.5N/Al0.8Ga0.2N interface. In both Al0.2Ga0.8N and GaN layers, both edge and mixed 
TDDs are significantly lower and the bending of TDs are much greater in sample B. 
Comparing with sample A, the reduction in TDD in sample B associated with the greater 
bending of TD is originated from the pit-free AlN surface morphology in the 
Al0.2Ga0.8N/ME-AlN interface. 
In order to study the effect of ME-AlN buffer on the stress evolution of GaN-on-Si, in situ 
reflectance and curvature change of GaN-on-Si with the conventional and the MEE HT-
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AlN buffers are plotted in 
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Figure 4.36.  
𝛥𝜅
ℎ𝑓
 of each layer is summarized in Table 4.4. In Equation 3.4, the average 
relaxation avg is proportional to the product of ρmixed + pure edge and tan
avgh  . Due to the 
dislocation reduction ability of the MEE AlN buffer, magnitudes of  
𝛥𝜅
ℎ𝑓
  in the Al0.5Ga0.5N 
and the Al0.2Ga0.8N layers are significantly greater than for the same layers in sample B. 
As shown in Figure 4.35, ex situ bow measurements reveal the final bow of sample A is 56 
µm convex whereas the final bow of sample B is 74 µm convex. In conclusion, with MEE 
HT-AlN layer, the strain compensation AlGaN buffer could built in more compressive 
strain during the growth. 
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From the in situ reflectance measurement at 405 nm of sample A and B shown in 
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Figure 4.36, it can be deduced that the initial growth of GaN on Al0.2Ga0.8N layer in sample 
B is rougher than that of sample A. At 1000 °C during the growth of GaN layers, 405 nm 
light is absorbed in the GaN due to temperature dependent bandgap narrowing effect. A 
sharp decrease in reflectance at 405 nm wavelength was observed during the first 50 nm of 
GaN growth in sample B and it gradually reversed after 500 nm of GaN growth. The 
recovery of reflectance at 405 nm took a longer time in sample A. From the in situ 
reflectance measurement at 950 nm, a similar phenomenon is observed. The oscillation in 
the GaN layer in sample A has an almost constant amplitude whereas the GaN layer in 
sample B oscillates with increasing amplitude. Cantu et al. showed the AlxGa1-xN epilayers 
of the same compositions have greater dislocation bending with increased surface 
roughness [79]. Our observation of increased roughness of GaN is also correlated with the 
increased dislocation bending in GaN layer. Therefore, our finding strongly suggests a 
surface-mediated climb model as the dislocation bending mechanism which is developed 
by Follstaedt et al. [82]. However, the increased roughness caused by surface pits in the 
conventional AlN surface induces a smaller extent of dislocation bending. The exact 
mechanism is not well understood at the moment. 
Table 4.4 Summary of dislocation and strain in GaN-on-Si with conventional HT-AlN 
buffer and MEE HT-AlN buffer. 
material h𝑓  
(nm
) 




avg   
(°) 









A B A B A B A B A B 
LT-AlN 40 - - - - - - - - +0.057 +0.063 
HT-AlN 240 7.9 8.1 - - 11 11 - - +0.042 +0.037 
Al0.8Ga0.2N 245 7.9 8.1 2.7 4.1 11 11 2.5 4.3 -0.052 -0.049 
Al0.5Ga0.5N 250 7.9 6.1 3.9 7.3 11 8.9 4.6 7.1 -0.048 -0.074 









Figure 4.32 Bright-field cross-sectional composite images of GaN-on-Si near the 1120 
ZA direction using (0002)g   two-beam diffraction conditions. Mixed dislocations are in 
contrast. (a) Sample A (GaN thickness = 850 nm). (b) Sample B grown with MEE (GaN 




Figure 4.33 Bright-field cross-sectional composite images of GaN-on-Si near the 1120 
ZA direction using (1210)g   two-beam diffraction conditions. Mixed and edge 
dislocations are in contrast. (a) Sample A (GaN thickness = 850 nm). (b) Sample B grown 
with MEE (GaN thickness = 1100 nm). The scale bar is 100 nm. 
 
Figure 4.34 Schematic illustration of mixed dislocations shown the TEM of sample B [see 
Figure 4.32 (b)]. The TDDs of different layers are calculated from the square of line 




Figure 4.35 Ex situ bow measurement of a standard GaN/3 step graded AlGaN/AlN/200 
mm Si i (111) substrate with 725 μm substrate thickness (a) sample A with conventional 
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Figure 4.36 In situ reflectance at 405 nm, 950 nm, and curvature of two 200 mm GaN-on-




4.7.5 Effect of ME-AlN pulse duration on GaN-on-Si 
 
A series of GaN-on-Si with three-step graded AlGaN buffer layers (800 nm total thickness) 
were grown on a 200 mm Si (111) substrate with different ME-AlN layers which has 
varying pulse period of tNH3 = tTMAl = 2 – 8 s) to compare with the GaN-on-Si grown with 
conventional AlN buffer of the same thickness. The GaN TDD measured by AFM and the 
FWHM of HRXRD ω-scans are plotted in Figure 4.37 and Figure 4.38 respectively. At the 
optimized 6 s single pulse duration, the GaN epilayer exhibited a significant reduction in 
edge TDD compared to the GaN epilayer grown on an AlN layer grown with conventional 
precursor flows. This was confirmed by both AFM and XRD FWHM measurements 
[Figure 4.37 and Figure 4.38].  
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Figure 4.38 FWHM of HRXRD ω-scans of GaN layer with different pulse duration of ME-
AlN buffer. 
 
4.7.6 Effect of ME-AlN buffer on vertical break down voltage 
We have concluded from previous section that ME-AlN buffer reduces the TDD in the 
GaN layer comparing to a conventional HT-AlN buffer. The vertical breakdown voltages 
of a conventional and ME-AlN buffer is measured by Agilent B1500A semiconductor 
analyzer with Ti/Al/Ni/Au ohmic contact. We found the break down (defined as 1 Acm-2) 
occurred at 360 V and 420 V for the conventional HT-AlN and ME-AlN buffer respectively. 





Figure 4.39 Measured forward biased log J-log V characteristic in GaN-on-Si structures 
with different AlN buffers at room temperature. The inset shows the measurement setup. 
 
4.7.7 Overview 
In conclusion, the reduction in edge TDD in GaN on ME-AlN buffer was attributed to 
dislocation annihilation caused by the surface roughening during initial GaN growth on the 
ME-AlN buffer. The smooth and pit-free surface of ME-AlN is the result for the increased 
dislocation bending at the Al0.8Ga0.2N/AlN interface. This was further confirmed by cross-
sectional TEM, where increased bending and annihilation of mixed- or edge-type 
dislocations were observed for GaN on the ME-AlN buffer. In addition, larger amounts of 
compressive strain were built-up in the ME-AlN buffer as compared to conventional AlN 
buffers due to the reduction in strain relaxation caused by the reduction in TDs. 
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4.8 Wafer fragility 
4.8.1 Introduction 
For the growth of GaN on 200 mm diameter 725µm thick Si (111) wafers, often we noticed 
that although the tensile strain due to thermal mismatch was carefully compensated by the 
strain engineered buffer, the wafer was very fragile during further process handling. 
Usually, the GaN-on-Si wafers plastically deformed into large pieces during the monolithic 
III-nitride/Si CMOS bonding process described in section 1.2.3. We noticed the fragility 
of 200 mm diameter 725µm thick GaN-on-Si (111) wafers is deteriorated by the formation 
of Si substrate slip during the substrate annealing step before the LT-AlN deposition due 
to vertical and radial temperature variation across the 200 mm Si substrate. 
The Si crystal slip takes place if the local stress exceeds the yield strength at the annealing 
temperature (1050 °C) prior to the LT-AlN growth. In the growth of GaN on 200 mm 
diameter 725µm thickness Si (111) wafers with a shaped susceptor (this was discussed in 
4.6.4.1), the Si substrate is always suspended by 12 protrusions on the shaped susceptor. 
As a result, there are two major sources of stress on the Si substrate in our MOCVD growth. 
They are the contact stresses between the protrusions and wafer and the thermal stress due 
to temperature non-uniformity in the vertical and radial directions [111].  
 
4.8.2 Experimental details 
The samples are grown with the same conditions as described in section 4.6.2. The 
observation of slip lines in the entire 200 mm GaN-on-Si is achieved by the following 
process. During the hydrophilic SiO2 - SiO2 bonding in the GaN/Si-CMOS integration 
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process, the first process step is a plasma enhanced chemical vapor deposition (PECVD) 
of SiO2 on the 200 mm diameter GaN-on-Si wafer. The wafer goes through chemical 
mechanical polishing (CMP) step to reduce the surface roughness of the PECVD SiO2. As 
illustrated in Figure 4.40, CMP process causes a thickness difference in the conformably 
deposited PECVD SiO2 across Si slip lines. As a result, there is an optical contrast in the 
slip line regions in the GaN-on-Si.  
 
4.8.3 Slip line reduction 
As illustrated in Figure 4.40, the slip lines originate from the edge of the wafer and 
propagate toward the center of the wafer. Similar observations has been made by Zhu et al 
who described the radial temperature differences was the most likely cause of the formation 
of slip lines in the 150 mm GaN-on-Si wafers [112]. Another important observation is the 
origins of slip lines on the edge of the wafer coincide with the positions of the protrusions 
on the shaped susceptor. The surface temperature profiles of two GaN-on-Si runs during 
the Si substrate annealing step are illustrate in Figure 4.41. The difference in ΔTradial for the 
two separate runs is due to difference in heater zone settings.  
It is clear that there are 12 regions with higher temperature corresponding to the 12 
protrusions in the shaped susceptor. The thermal conduction between the protrusions on 
the shaped susceptor and the Si wafer produces extra radial and vertical thermal stress. 
From Figure 4.41, it has been estimated that regions on the protrusions are about 13.7 °C 
higher in temperature compared to the suspended regions. There is additional contact stress 
exerted onto the wafer by the protrusions as well. In Figure 4.41 (a), the averaged ΔTradial 
is 34.9 °C whereas it is much lower in Figure 4.41 (b) due to a more uniform heater control. 
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The corresponding Nomarski microscopic images of the regions of GaN-on-Si on top of 
the protrusions in the shaped susceptor with ΔTradial of 34.9 °C and 9.1 °C are shown in 
Figure 4.42. The regions with concentric circular patterns in Figure 4.42 correspond to 
where the protrusions in the shaped susceptor were located. Short (up to 1 mm) lines at the 
edge of the wafer are cracks formed in the GaN films. However, in Figure 4.42 (a), the 
long lines are the slip lines on the Si substrate. The slip lines are usually a group of parallel 
lines which extend up to a few cm into the center of the wafer. In Figure 4.42 (b), slip lines 
are not observed.  
 
Figure 4.40 Illustration of slip lines being observed in the Si substrate after CMP 






Figure 4.41 Surface temperature profile of two 200 mm diameter GaN-on-Si runs with (a) 





Figure 4.42 Nomarski microscopic images of regions of GaN-on-Si on top of the 
protrusions in the shaped susceptor with (a) ΔTradial is 34.9 °C and (b) ΔTradial is 9.1 °C. 
 
We believe that the shear stress induced by the ΔTradial across the 200 mm diameter Si wafer 
is enhanced by the local stress produced by the protrusions on the shaped susceptor. This 
is the reason why protrusions on the shaped susceptor are the origins of slip lines. With 
smaller ΔTradial (9.1 °C), local stress produced the protrusions on the shaped susceptor via 
thermal stress is not large enough to generate slip lines. The In situ curvature of the above 
mentioned two GaN-on-Si runs are plotted in Figure 4.43. Large ΔTradial (34.9 °C) induces 
slip lines formation which is also a manifestation of a plastic deformation in the Si wafer. 
The slip lines cause the Si wafer to plastically deform with an increasing concave bow. 
However, if ΔTradial is carefully minimized (9.1 °C) by optimizing heater zone settings, 
there is almost no change in the curvature during the substrate annealing step as indicated 
within the circle in Figure 4.43. 
In conclusion, in a shaped susceptor, protrusions of the susceptor can result in extra thermal 
and contact stress at the edge of the wafer. ΔTradial can be enhanced by the presence of the 
protrusions. However, slip line-free wafer can be achieved by minimizing ΔTradial. 
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Figure 4.43 In situ curvature of two 200 mm GaN-on-Si runs with different radial 
temperature differences. The dashed circle highlights the curvature changes during Si 
annealing step. 
 
4.8.4 Advanced engineered substrate 
In order to improve the yield in the bonding process of GaN/Si-CMOS, we have minimized 
slip lines on the 200mm diameter Si wafer during the annealing step by optimizing the 
heater zone settings to reduce ΔTradial. Another approach to further minimize the slip line 
formation is to passivate the edge of the Si wafer before the GaN growth. The edges of the 
wafer often experience the highest stress while having reduced strength due to the presence 
of dislocations. It was observed in Figure 4.42 that most of the slip lines in the Si wafer 
originate from the edge of the wafer. An engineered Si (111) substrate as illustrated in 
Figure 4.44 is prepared by deposition of 140 nm thermal oxide, patterning and dry etching 
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of the thermal oxide to form a 190 mm diameter growth window on a standard 200 mm Si 
(111) wafer. 
Since the entire edge of the Si wafer is passivated, nucleation of slip lines from the edge of 
the Si wafer is impossible. As a result, there are no slip lines found in the GaN growth 
window in Figure 4.44. Furthermore, the protrusions on the susceptor are now in contact 
with the thermal oxide masked region where there is no epitaxial growth of GaN. This 
again minimizes the stress on the edge of the wafer. 
 
Figure 4.44 Schematic illustration of the structure of GaN-on-engineered Si substrate and 
Nomarski microscopic images of edge region of the wafer. 
 
4.8.5 Overview 
Wafer fragility in GaN-on-Si is associated with Si substrate slip lines which are formed 
due to large ΔTradial and enhanced by the protrusions on the shaped susceptor via thermal 
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stress and contact stress. In order to improve the yield in the bonding process of GaN/Si-
CMOS, we have minimized slip lines formation of the 200mm diameter Si wafer during 
the annealing step by optimizing the heater zone settings to reduce ΔTradial. Another 
approach to further minimize the slip line formation is to passivate the edge of the wafer 
in engineered substrates. 
 
4.9 Chapter overview 
In summary, a detailed discussion about the growth of III-nitride on 200mm Si substrates 
is presented including the study on AlN/Si interface, crystallographic tilting introduced by 
substrate vicinal steps, strain engineering with Al0.2Ga0.8N layer and SiNx interlayer, 
dislocation reduction with migration enhanced epitaxy AlN buffer and Si slip line reduction 
for III-nitride/Si integration.   
132 
 




One of the most important potentials of growing GaN on large diameter Si is the possibility 
of integrating GaN-based electronic and optoelectronic with Si-based electronics. As the 
scaling of CMOS critical dimensions is reaching the physical limit, traditional Si-based 
complementary metal–oxide–semiconductor (CMOS) platform could benefit from the 
higher mobility and direct bandgap of GaN material system. GaN-based HEMTs offer 
higher operation frequency and power density compare to Si-based CMOS. GaN-based 
optical devices such as LEDs can serve as light sources and detectors on the Si chips.  
The ultimate goal of monolithic integration of III-nitride and Silicon CMOS is to achieve 
monolithic GaN-based HEMTs and LEDs interconnected with Si-based CMOS to form 
novel circuits via the wafer bonding and layer transfer technology described in section 
1.2.3. The first step to achieving the above-mentioned goal is to integrate GaN-based 
devices such as LEDs, HEMTS and PDs onto the same piece of Si substrate to enable 
integrated electronic and optoelectronic functionality. Traditionally, GaN-based devices 
are mostly discrete devices targeting at separate applications such lighting, high frequency, 
and high power amplifiers.  In this section, the results on the GaN-based HEMTs and LEDs 
integration on Si substrate and GaN-based µLEDs and µPDs are presented. 
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5.2 Monolithic integration of GaN-based LED and HEMT on Si 
5.2.1 Introduction  
In the last ten years, research in high brightness GaN-based LEDs have made significant 
advances for solid state lighting purposes [113]. LEDs are ideal for many applications 
where performance, reliability and lifetime are critical. In particular, III-nitride LED micro-
arrays provide full spectrum (400 nm to 700 nm), high brightness, high contrast, high 
resolution, high reliability, long-life, compactness, operation under harsh conditions and 
under bright daylight. These properties cannot be matched by more conventional liquid 
crystal display (LCD) and organic light emitting diodes (OLED). For high-resolution 
displays, the desired driving approach is active matrix driving, which can easily be 
implemented in monolithic integrated LED microdisplays with on-chip GaN-based HEMT 
acting as control switches as illustrated in Figure 5.1 (a).  To achieve a full-scale micro 
display with LED array, connecting the huge amount of control signals from a separate 
driving circuit to the array within a limited space is a very difficult task. However, in our 
GaN/Si-CMOS integrated platform, Si CMOS based logic circuit can provide control to 
GaN-based HEMTs which actively drive GaN-based LED to employ the advantages of 




Figure 5.1 (a) Schematic illustration of integration of 3 GaN-based HEMTs and 3 GaN-
based LEDs to form an RGB (red green blue) pixel. (b) Schematic illustration of Si logic 
circuit that controls GaN-based LED array which are actively driven by GaN-based HEMT. 
 
5.2.2 Integration with selective LED removal 
Figure 5.2 shows the schematic cross-section of a monolithically integrated GaN-based 
LED and HEMT with layer thickness and doping information. In the integration scheme 
with selective LED removal, both LED and HEMT layers can be deposited onto the Si 
substrate in the same MOCVD run or in separated MOCVD runs. After the growth, the 
LED layers are removed to expose the HEMT layers for the HEMT fabrication. The 
starting HEMT structure was supplied by AIXTRON with a standard AlGaN/GaN HEMT 
structure consisting of 3 nm GaN capping layer, 20 nm Al0.25Ga0.75N barrier layer, 1 nm 
AlN spacer, 1.8 µm GaN, 3 step graded AlGaN strain compensation buffer and AlN 
nucleation layer. Hall Effect measurement reveals that the 2DEG sheet mobility μ2DEG is 
1683 cm2/Vs and the sheet carrier concentration is n2DEG = 1.24 ×1013 cm-2. The LED 
structure comprising of 700 nm n-GaN, 5 pairs of In0.15Ga0.85N/GaN MQW, 10 nm of p-
Al0.2Ga0.8N electron blocking layer (EBL), 160 nm p-GaN and 15 nm p+-GaN contact layer 
was grown on top of the HEMT structure. It is also possible to growth the LED structure 
on the substrate first and the HEMT structure is grown on top of the LED [114]–[116]. 
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However, the MWQ InGaN layers grown at low temperature (750 to 800 °C) could 
deteriorate or even decompose at the subsequent high-temperature HEMT growth 
( >1000 °C). That is the major reason of choosing HEMT as the first structure to be grown 
on the Si substrate. The disadvantage of growing LED on HEMT is the difficulty in the 
selective LED etching process. The Al0.27Ga0.83N barrier layer on the HEMT is only 20 nm 
in thickness and the LED structure is about 1 µm. The thickness ratio is 0.02 which is on 
the same scale as the dry etching non-uniformity. Cross-sectional TEM images of the 
LET/HEMT integrated structure is shown in Figure 5.3Figure 5.3. In Figure 5.3 (d), the 
Al0.27Ga0.83N/AlN/GaN interface remains sharp after the 1 µm LED growth. By growing 
HEMT on LED, the performance of both HEMT and LED could be guaranteed. 
 





Figure 5.3 Cross-sectional TEM images of (a) entire LED+HEMT structure on Si (111), 
(b) LED structure on HEMT Al0.27Ga0.83N barrier, (c) MQW region of the LED (d) 
Al0.27Ga0.83N barrier region of the integrated structure. 
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The planned fabrication of the integrated LED/HEMT devices as illustrated in Figure 5.4 
is to removed selected regions of LED structure to expose n-GaN layer with Cl based 
inductively coupled plasma (ICP) etching. A second ICP etch step is needed to expose the 
Al0.27Ga0.83N barrier layer of the HEMT structure for the HEMT fabrication and a third dry 
ICP etch step is required to isolate the LEDs and the HEMTs. E-beam deposited Ti (25 
nm)/Al (200 nm)/Ni (40 nm)/Au (100 nm) from the ohmic contact metallizations for both 
the n-contacts of LEDs, source and drain contacts of the HEMTs. The contact annealing 
condition is 850 °C for 60 s in N2 ambient. Ni (5nm)/indium tin oxide (ITO) (130nm) p-
contact is deposited to the p-GaN layer of the LED by sputtering. The p-contact is activated 
by 500 °C annealing for 60 s in air. An un-annealed Schottky gate of Ni (40 nm)/Au (100 
nm) structure is deposited as the Schottky gate for the HEMT. Finally, after passivation 
with PECVD SiO2, an Au interconnect is deposited to connect the LED and HEMT to form 
a circuit.  
 
Figure 5.4 Illustration of the structure of monolithic integration of LED and HEMT on Si. 




First, the basic I-V and electroluminescent (EL) characteristics of the LED were measured. 
The I-V characteristics are plotted in Figure 5.5, the turn-on voltage is 4.6V which is higher 
compared to the commercial LEDs (2.6-2.7V). We believe this is due to the fact that the 
growth conditions of the LED layer structure was not yet optimized. Nonetheless, as shown 
in Figure 5.6 and Figure 5.7, EL spectrum centered at 446nm is obtained with an injection 
current of 15mA. 











Figure 5.5 LED on LED/HEMT, Vturn-on = 4.6 V. 
 
 
Figure 5.6 Optical image of LED on HEMT at 15 mA injection current. The inlet shows 
the microscopic image. 
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Figure 5.7 Comparison of PL and EL of LED/HEMT. 
 
For the HEMT element, no transistor characteristic are obtained. This is due to over-etching 
in the second ICP step in which the etching should stop exactly at the surface of the 20nm 
Al0.27Ga0.83N barrier layer. However, in practice, it is very challenging to achieve dry 
etching accuracy down to a few nanometers after the 1 µm of LED removal. There are 
several solutions to this problem. The first one is to use an etch stop layer. For example, Li 
et al. has demonstrated LED/HEMT integration on sapphire substrate by growing LED on 
HEMT structure with an extra thick un-doped GaN capping layer (20 nm as compared with 
3 nm in this thesis) [117]. The HEMT surface can be also first protected and masked with 
a SiO2 layer and LED could be selectively grown on the HEMT. We will explore this 




5.2.3 Integration with selective LED growth 
In the integration scheme with selective LED growth, HEMT layers are deposited onto the 
Si substrate with MOCVD, and the HEMT structure on Si substrate is patterned with a 
SiO2 mask as illustrated in Figure 5.8 (a). A second MOCVD process is used to selectively 
grow the LED structure on the growth windows which are not covered with the SiO2 mask, 
as illustrated in Figure 5.8 (b). The size of the selective area grown LEDs is 300 µm × 300 
µm. LEDs and HEMTs can then be fabricated in a similar fashion as described in section 
5.2.2. However, a wet etching of the SiO2 layer with HF can be used to lift-off the thin 
polycrystalline GaN deposition on the SiO2 growth mask to expose HEMT surface instead 
of the second step dry etching in the selective LED removal process. HF does not react 
with III-nitride so the pristine HEMT surface could be preserved. 
 
Figure 5.8 Schematic illustrate of LED/HEMT integration process with selective LED 
growth. 
 
Figure 5.9 shows the optical images of the monolithically integrated LED/HEMT with the 
selective LED growth method. In Figure 5.9(a), a single pair of LED/HEMT device is 
illustrated and an RGB pixel with three pairs of LED/HEMT is illustrated in Figure 5.9(b). 
At the moment, the RGB pixel only comprises of three 446 nm blue LEDs, the integration 
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of the green and the red LEDs by selective growth of LEDs on the HEMT structure is in 
progress. 
Figure 5.10 and Figure 5.11 shows the DC characteristics of the HEMT element in the 
LED/HEMT with the selective LED growth method with a source-drain distance of 8.5 µm 
and a gate length of 2.5 µm. The AlGaN/GaN HEMT has a peak transconductance (Gm) of 
166 mS/mm at Vds = 10 V and a threshold voltage Vth of -4.04 V as shown in Figure 5.10. 
From the output curve in Figure 5.11, the maximum output current density and Ron are 770 
mA/mm at Vg = 1 V and 3.55 Ω-mm respectively. The integrated function of the 
LED/HEMT circuit on Si as shown in Figure 5.9 (a) have been tested. In Figure 5.12, at a 
Vdd of 10 V,  ILED and Vg,HEMT characteristics of the LED/HEMT pair are consistent with 
a diode connected in series with a transistor. The light output intensity measured by an 
integrating the EL spectrum is plotted in Figure 5.13. The light output intensity has been 
fully controlled by the gate voltage of the HEMT with linearity in the range of Vgs = 8V to 
11V.  
 
Figure 5.9 Optical images of the monolithically integrated LED/HEMT with selective LED 
growth method. (a) Single pairs of LED/HEMT (b) a RGB pixel with three pairs of 
LED/HEMT. (Note the RGB pixel can only emit 446 nm blue light in this sample) 
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Figure 5.10 Output Id-Vd characteristics of the GaN HEMT in LED/HEMT integrated 
device. The source-drain distance is 8.5 µm and the gate length is 2.5 µm.  























Vg: from 1 to -6 V, step: 1V
 
Figure 5.11 Output Id-Vg characteristics of the GaN HEMT in LED/HEMT integrated 




Figure 5.12 LED current plotted as a function of the HEMT gate voltage. The test circuit 
is illustrate in the inlet. 



















Figure 5.13 LED light output power plotted as a function of the HEMT gate voltage. The 





In summary, we have explored two ways of integrating LED/HEMT. With selective LED 
removal, it is difficult to stop exactly at AlGaN barrier layer of the HEMT during the dry 
etching process. Monolithically integrated LED/HEMT devices on Si substrate are realized 
with selective LED growth on HEMT. Finally, we have demonstrated that GaN-based 
HEMTs could actively drive and control GaN-based LED with different gate voltage on 






5.3 InGaN μLED and μPD for optical interconnect on Si 
 
5.3.1 Introduction  
 
Electrical copper interconnects have dominated the on-chip communications in 
commercial processors and thus far satisfied the communication requirements of current 
multicore processors. However, as the number of cores grows, the chip power budget 
becomes increasingly constrained and electrical interconnects will be severely limited by 
their fundamental tradeoff of interconnect bandwidth and distance with power. The power 
consumed by electrical interconnects relates to the capacitance of the link, supply voltage, 
and clock frequency. Since the link capacitance increases with link length and clock 
frequency (which impacts the link bandwidth), the power consumption of an electrical link 
grows with distance and bandwidth. It was proposed that LEDs can serve as a light source 
for optical on-chip interconnects: the directly modulated LED. There are two significant 
strengths in LED-enabled optical interconnects [118]. First, the LED is a reliable light 
source that turns on without threshold current. Therefore, negligible current conducts 
through the device when the LED is off, thus dissipating little power. Second, substantial 
power can be saved as an external modulator is no longer needed. External modulators 
require drivers with several amplification stages that consume a great deal of driving power, 
especially for high data rate modulation with stringent driving requirements. 
We propose an optical interconnection method that uses directly-modulated GaN-based 
LEDs on silicon substrates [119]. Unlike designs using lasers, links based on incoherent 
light sources such as LEDs can only function with network-on-chip (NoC) architectures 
that can multiplex traffic flows atop 1-to-1 connections, i.e., where control and switching 
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needs to be done with electrical routers. The advantage of using III-nitride is the mature 
epitaxy technology of III-nitrides on large diameter silicon (200 mm) compared to other 
III-V semiconductors epitaxy on Si substrates. Applications of III-Nitrides in solid-state 
lighting have been widely used and commercialized. In contrast, the reliability and quality 
of other III-V optoelectronic devices, when directly epitaxially grown on Si substrate, still 
do not meet the requirements for practical applications. In our proposed method the optical 
devices and link will be fabricated on Si (111) substrate before any electrical components. 
CMOS processing and components will be integrated on the processed optical link wafer 
via wafer bonding technology and back-of-end-line processing as described in section1.2.3. 
Preliminary measurement results of InGaN MQW LEDs indicate low power-consumption 
and very promising application of this technology as on-chip optical interconnects.  
Figure 5.14 shows the integration scheme of the GaN-based LED optical link and CMOS 
circuits. A GaN-based LED having structure similar to Figure 5.2 is grown on Si (111) 
substrate with standard step graded AlGaN strain compensation buffer. Photodetectors can 
be realized by the same MQW structure as the LED layer, but reverse biased. Silicon nitride 
layers for waveguiding between LEDs and photodetectors are formed by sandwiching it 
with SiO2 filling the space separating the LED and the PD. Planarization is necessary to 
form low-loss waveguides. The short operation wavelength of ~450nm and relatively high 
refractive index contrast between SiO2 and SiNx makes a single-mode waveguide very 
compact. Our simulation indicates that a waveguide cross section of ~300 nm × 180 nm 
can support single TE mode with a confinement factor of larger than 80%. The same single-
mode waveguide can also be formed in the In0.17Ga0.83N/GaN LED layer with an additional 
optical confinement layer. Therefore single-mode operation is possible in this optical link. 
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After the processing of the photonic layer, the entire wafer will be covered by a SiO2 layer 
and then bonded to a Si (001) wafer in a double bonding process to add photonic drivers 
and CMOS devices. This is necessary because the epitaxy temperature of the III-nitrides is 
typically above 1000oC, a temperature at which the CMOS circuits cannot survive. Metal 
vias will be opened in the dielectric layer during the CMOS back-end process to electrically 
connect electric and photonic layers. 
 
Figure 5.14 Optical link system using GaN-based LED and photodetectors. The Si (100) 
CMOS layer is bonded after photonic layer’s processing. 
 
5.3.2 Fabrication of µLEDs 
In order to test out the frequency response of the GaN-based LEDs and to obtain electrical 
and optical characteristics for circuit design and simulation of the proposed optical 
interconnect, a test wafer with GaN-based LED on Si (111) is used to fabricate µLEDs. In 
this section, the fabrication and characterization of 450 nm emitting InGaN/GaN µLEDs 
of different sizes on Si (111) substrates is used to gain an understanding of I-V, L-I, 
efficiency droop and frequency response behavior.  
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The detailed LED structure and process flow is illustrated in Figure 5.15. The LED 
structure had a conventional p-GaN/InGaN/GaN MQW/n-GaN structure. First, p-contacts 
were formed by Ni/Au (5 nm/5 nm) ebeam evaporation. To electrically isolate individual 
LEDs, a Cl based ICP etch was used to define rectangular µ-LED mesas (this etching 
stopped at the semi-insulation u-GaN layer). A second Cl based ICP etch was used to define 
rectangular µ-LED mesas with different sizes ranging from 100 × 20µm to 5 × 1µm (this 
etching stopped at the n-GaN layer). SiO2 is deposited to passivate the etched surface. An 
n-contact window is formed on the SiO2. Then, Ti/Al (50 nm/200 nm) layers were 
deposited on the 2nd mesas as the n-pad. Each µ-LED is individually addressable as the n-










Figure 5.15 Detailed structure and fabrication flow of GaN-based µLED on Si. 
 
 
Figure 5.16 (a) 3D illustration of µLED structure. (b) SEM image of a 2 × 100 µm µLED. 
(c) SEM image of a 1 × 5 µm µLED. 
 
5.3.3 Characterization of µLEDs 
The current versus voltage (I-V) characteristics were measured by a probe station 
connected to an HP1415 network analyzer. The light output spectrum of µLEDs was 
measured by a photoluminescence setup under pulse operation using a voltage source with 
electrical pulse duration of 100 µs and a duty cycle of 1%, to reduce thermal effects caused 
by device self-heating to be neglected. µLEDs with length ranging from 100 µm to 5 µm 
and with width ranging from 20 µm to 1 µm show electroluminescence at 2.8 - 2.9V. As 
shown in Figure 5.17 and Figure 5.18, the injection current density versus voltage 
characteristics of six µLEDs shows a strongly size-dependent behavior. µLEDs with 
smaller size have enhanced current density because µLEDs favor a more uniform current 
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spreading which results in the improved electrical characteristics. As current crowding 
could strongly affect efficiency especially at very high current density, through local Auger 
recombination, electron overflow, overheating, etc. [120], we expect that uniform current 
spreading for smaller µLEDs will be an advantage to achieve higher efficiency at high 
injection current density. This efficiency enhancement can be beneficial to CMOS optical 
interconnect as the light output could be increased by driving µLED at higher current 
densities. 


































Figure 5.17 J-V plot of µLEDs with fixed length at 100µm.  
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Figure 5.18 J-V plot of µLEDs with fixed width at 2 µm. 
 
EL spectra of the InGaN µLED mesas with different sizes were also measured to evaluate 
the strain relaxation effect on µLEDs efficiencies. Dominant emission peaks around 446 
nm correspond to the recombination in the MQWs. It is found that the MQWs emission 
peak shows no observable energy shift, which means that piezoelectric fields in MQWs 
have negligible change for µLEDs with different sizes in our samples. This could be due 
to strain relaxation of the layers in µLEDs. This implies the spectral uniformity of µLED 
array should be independent of µLED size. Typical EL spectra at different injection 
currents of a 20 × 2µm µLED are shown in Figure 5.19. The multipeak pattern is caused 
by the interference from LED/Si (111) interface. In Figure 5.20, the peak external quantum 
efficiency (EQE) of 20 × 2µm µLED is around 101 - 102 Acm-2 which is similar to large 
LEDs for solid state lighting purpose (usually 1 mm × 1 mm). The EQE is measured by the 
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normalization of the integrated EL intensity at different injection current density. A 
common problem with µLEDs is at low current densities the smaller µLEDs have a lower 
EQE, which may be due to the defect-related non-radiative recombination or plasma 
induced sidewall damage [120]. This again proves the robustness of LED growth and 
fabrication. EL microscopic images of a 20 × 2µm µLED are shown in Figure 5.21. Finally, 
the 3 dB bandwidth of the µLED is measured with DC bias of 3 V and a square wave AC 
of peak-to-peak voltage of 2 V. The light output of the µLED is collected from the top of 
the device with a fast response APD210 avalanche photodiode from MenloSystems™ and 
the signal is fed to an oscilloscope. The 3dB bandwidth measurement on 10×50 µm2 µLED 
is plotted in Figure 5.22. 3dB bandwidth is about 100 MHz at the moment.  



















































Figure 5.20 EQE versus current density plot of 20 × 2µm µLED. 
 
 
Figure 5.21 Electroluminescence of 20 × 2µm µLED at different forward bias. 
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Figure 5.22 3dB bandwidth measurement on 10×50 µm2 µLED. 
 
5.3.4 Conclusion 
In summary, GaN-based µLEDs which could serve as light sources in photonic links 
targeting at low-power consumption are tested. The system integration method, energy 
efficiency evaluation of the µLED, and initial measurement results of the test devices are 
presented. Preliminary results indicate that using InGaN/GaN LEDs in an optical-link 








6 CONCLUSIONS AND OUTLOOK 
It has been widely accepted that GaN-on-Si technology will be very important in the 
coming decades. GaN-on-Si always starts with AlN layer on Silicon. In this thesis, the 
initial focus is on the understanding associated with the interface between AlN and Si 
substrate because high-quality AlN is the necessary foundation for subsequent growth of 
GaN. Prior to the growth of LT-AlN nucleation layer, Si (111) surface is annealed in H2 at 
1030 °C to remove impurities. Subsequently, Si substrate is annealed in H2+Si2H6 at the 
same temperature. After these pretreatment steps, it is conclude that the Si substrate before 
the AlN growth consisted of vicinal atomic planes with regularly aligned bilayer steps 
according the miscut of the substrate.  
After the substrate pretreatment, the substrate then goes through an optimized 10 s NH3 
nitridation followed by 30 nm of LT-AlN deposition at 980 °C. From the HRTEM images 
of the AlN/Si interface, we draw the conclusion that the thin amorphous SiNx interlayer 
exists with crystallographically abrupt zones within the thickness of the TEM lamella. Thus 
the amorphous SiNx layer is not continuous and there must be regions where crystalline 
AlN were grown directly on Si. At the same time, our HRTEM analysis of the AlN/Si 
interface suggests that Dimitrakopulos’s cnid2 is the most likely interfacial structure of 
AlN/Si for AlN growing on Si with MOCVD, the first layer of Al-N tetrahedron would 
stack at the sphalerite position of the substrate and the subsequence layer would repeat the 




After a 15 nm of AlN growth taking place during the transition from LT-AlN (980 °C) to 
HT-AlN (1080 °C), 220 nm thick HT-AlN is best to be grown with MEE method. We find 
there is a reduction in edge TDD in the subsequent grown GaN layer on ME-AlN buffer. 
This is attributed to dislocation annihilation caused by the surface roughening during initial 
GaN growth on the MEE HT-AlN buffer. The smooth and pit-free surface of ME-AlN is 
the result for the increased dislocation bending at the Al0.8Ga0.2N/AlN interface. This was 
further confirmed by cross-sectional TEM, where increased bending and annihilation of 
mixed- or edge-type dislocations were observed for GaN on the ME-AlN buffer. In 
addition, larger amounts of compressive strain were built-up in the ME-AlN buffer as 
compared to conventional AlN buffers due to the reduction in strain relaxation caused by 
the reduction in TDs. 
Next, 3 step graded AlGaN layers with Al content of 20%, 50% and 80% are grown on top 
of the AlN/Si structure at a temperature of 1050 °C. We have introduced the principle of 
strain compensation method in GaN-on-Si heteroepitaxy. The basic idea is to introduce 
compressive strain during epitaxial growth by employing the in-plane lattice mismatch in 
the AlGaN material system to compensate for the large tensile strain due to thermal 
mismatch generated during cooling from growth temperature to room temperature. The 
stress evolution of step-graded AlGaN is discussed in detail based on the basic strain 
engineering principle. We have demonstrated that the difficulty in strain engineering on a 
725μm thick 200 mm diameter Si wafer can be solved by employing a shaped susceptor 
that decouples the change in thermal conduction from wafer curvature change. After 
changing the susceptor from a flat one to a shaped one, Al0.2Ga0.8N layer thickness and 
SiNx in situ masking can be applied to fine-tune the final bow of the GaN-on-Si wafers. 
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Usually, a more convex wafer is produced from an increase in Al0.2Ga0.8N layer thickness 
and TDD, in general, improves as well. However, the composition of screw and edge TD 
changes with Al0.2Ga0.8N layer thickness.  
Finally, a 1.2 µm of GaN can be deposited with a SiNx in situ masking layer inserted after 
80 nm of GaN at 1000 °C. In the case of SiNx in situ masking, it decouples the compressive 
strain from the Al0.2Ga0.8N layer, so the GaN layer is less compressive. TDD monotonically 
improves with the coverage of SiNx. In practice, ME-AlN buffer and SiNx in situ masking 
are combined to produce a bow-free wafer with minimum TDD on 725 μm thick 200 mm 
diameter Si wafers. New problems associated with the scaling of Si substrate used for GaN 
growth such as Si slip lines are dealt based on the understanding of GaN-on-Si system. 
After high-quality GaN-on-Si is obtained. The research focus on the monolithic integration 
of GaN-based LED and HEMT and LED application as the light source for CMOS optical 
interconnect. In the monolithic integtation of LED/HEMT, we have explored two ways of 
integrating LED/HEMT. With selective LED removal, it is difficult to stop exactly at 
AlGaN barrier layer of the HEMT during the dry etching process. Monolithically integrated 
LED/HEMT devices on Si substrate are realized with selective LED growth on HEMT. 
Finally, we have demonstrated that GaN-based HEMTs could actively drive and control 
GaN-based LED with different gate voltage on the same piece of Si substrate.  
GaN-based µLEDs which could serve as light sources in photonic links targeting at low-
power consumption are tested. The system integration method, energy efficiency 
evaluation of the µLED, and initial measurement results of the test devices are presented. 
Preliminary results indicate that using InGaN/GaN LEDs in an optical-link integrated with 
CMOS for low-power on-chip optical interconnects is feasible. Despite the challenges, the 
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potential and benefits of integration GaN devices and Si CMOS have been demonstrated. 
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